A Novel Double-Sided Etching and Electroplating Fabrication Scheme for Coaxial Through-Silicon-Vias in 3-D Integration
Compared to conventional through-silicon-via (TSV) technology, coaxial TSVs can provide better radio frequency (RF) transmission performance in terms of reduced transmission loss and enhanced impedance matching in 2.5-D/3-D heterogeneous integration of RF microsystems. This article presents a novel...
Gespeichert in:
Veröffentlicht in: | IEEE transactions on electron devices 2024-10, Vol.71 (10), p.6249-6253 |
---|---|
Hauptverfasser: | , , , , , , , |
Format: | Artikel |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | 6253 |
---|---|
container_issue | 10 |
container_start_page | 6249 |
container_title | IEEE transactions on electron devices |
container_volume | 71 |
creator | Chen, Zhiming Chen, Xuyan Wang, Han Cai, Ziru Xiong, Miao Hao, Yigang Ding, Yingtao Zhang, Ziyue |
description | Compared to conventional through-silicon-via (TSV) technology, coaxial TSVs can provide better radio frequency (RF) transmission performance in terms of reduced transmission loss and enhanced impedance matching in 2.5-D/3-D heterogeneous integration of RF microsystems. This article presents a novel fabrication scheme for coaxial TSVs comprised of Cu-pillar inner conductors, annular benzocyclobutene (BCB) insulators, and annular Cu outer conductors. Complete Cu conductors are achieved by the proposed double-sided etching and electroplating method, in which the outer and inner conductors are fabricated from the front and back sides of the wafer, respectively. Besides, a thick BCB insulator without voids is realized based on the vacuum-assisted spin-filling technique. Due to the good feasibility of the fabrication processes, the dimensions of the coaxial TSV can be flexibly designed to meet the requirements for impedance matching. Coaxial TSVs with a height of 85~\mu m, an inner conductor diameter of 45~\mu m, and an insulator thickness of 53~\mu m are successfully fabricated. Measurement results show that the TSVs exhibit a low leakage current between the inner and outer conductors of 1.28 pA at 20 V, and the return loss and insertion loss are better than -16 and -0.35 dB up to 40 GHz, respectively. Such compact and low-loss coaxial TSV structure together with its fabrication scheme facilitates the miniaturized, high-density, and high-performance 2.5-D/3-D heterogeneous integration of microsystems at RF and millimeter-wave (MMW) frequencies. |
doi_str_mv | 10.1109/TED.2024.3438677 |
format | Article |
fullrecord | <record><control><sourceid>proquest_RIE</sourceid><recordid>TN_cdi_proquest_journals_3109496006</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>10634139</ieee_id><sourcerecordid>3109496006</sourcerecordid><originalsourceid>FETCH-LOGICAL-c175t-388873b2b8812d1ca673e80e40b34551033e3308c0286462a2f1d0eaae5dce643</originalsourceid><addsrcrecordid>eNpNkL1PwzAQxS0EEqWwMzBYYk6xc47jjFU_oBKCoYU1cpxL4yqNi5NW8N_j0g5M9-703p3uR8g9ZyPOWfa0mk1HMYvFCAQomaYXZMCTJI0yKeQlGTDGVZSBgmty03Wb0Eoh4gE5jOmbO2BDp25fNBgtbYklnfWmtu2a6jboBk3v3a7R_XE014W3JmjX0qWpcYu0cp5OnP62uqGr2rv9ug57GmtcG31a3VHbUoimdNH2uPZ_0VtyVemmw7tzHZKP-Ww1eYle358Xk_FrZHia9BEopVIo4kIpHpfcaJkCKoaCFSCShDMABGDKsFiFP2MdV7xkqDUmpUEpYEgeT3t33n3tsevzjdv7NpzMIVATmWRMBhc7uYx3XeexynfebrX_yTnLj3TzQDc_0s3PdEPk4RSxiPjPLkFwyOAXMP902w</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>3109496006</pqid></control><display><type>article</type><title>A Novel Double-Sided Etching and Electroplating Fabrication Scheme for Coaxial Through-Silicon-Vias in 3-D Integration</title><source>IEEE Electronic Library (IEL)</source><creator>Chen, Zhiming ; Chen, Xuyan ; Wang, Han ; Cai, Ziru ; Xiong, Miao ; Hao, Yigang ; Ding, Yingtao ; Zhang, Ziyue</creator><creatorcontrib>Chen, Zhiming ; Chen, Xuyan ; Wang, Han ; Cai, Ziru ; Xiong, Miao ; Hao, Yigang ; Ding, Yingtao ; Zhang, Ziyue</creatorcontrib><description><![CDATA[Compared to conventional through-silicon-via (TSV) technology, coaxial TSVs can provide better radio frequency (RF) transmission performance in terms of reduced transmission loss and enhanced impedance matching in 2.5-D/3-D heterogeneous integration of RF microsystems. This article presents a novel fabrication scheme for coaxial TSVs comprised of Cu-pillar inner conductors, annular benzocyclobutene (BCB) insulators, and annular Cu outer conductors. Complete Cu conductors are achieved by the proposed double-sided etching and electroplating method, in which the outer and inner conductors are fabricated from the front and back sides of the wafer, respectively. Besides, a thick BCB insulator without voids is realized based on the vacuum-assisted spin-filling technique. Due to the good feasibility of the fabrication processes, the dimensions of the coaxial TSV can be flexibly designed to meet the requirements for impedance matching. Coaxial TSVs with a height of <inline-formula> <tex-math notation="LaTeX">85~\mu </tex-math></inline-formula> m, an inner conductor diameter of <inline-formula> <tex-math notation="LaTeX">45~\mu </tex-math></inline-formula> m, and an insulator thickness of <inline-formula> <tex-math notation="LaTeX">53~\mu </tex-math></inline-formula> m are successfully fabricated. Measurement results show that the TSVs exhibit a low leakage current between the inner and outer conductors of 1.28 pA at 20 V, and the return loss and insertion loss are better than -16 and -0.35 dB up to 40 GHz, respectively. Such compact and low-loss coaxial TSV structure together with its fabrication scheme facilitates the miniaturized, high-density, and high-performance 2.5-D/3-D heterogeneous integration of microsystems at RF and millimeter-wave (MMW) frequencies.]]></description><identifier>ISSN: 0018-9383</identifier><identifier>EISSN: 1557-9646</identifier><identifier>DOI: 10.1109/TED.2024.3438677</identifier><identifier>CODEN: IETDAI</identifier><language>eng</language><publisher>New York: IEEE</publisher><subject>2.5-D/3-D heterogeneous integration ; benzocyclobutene (BCB) insulator ; coaxial through-silicon-via (TSV) ; Conductors ; double-sided microfabrication ; Electrochemical deposition ; Electroplating ; Etching ; Fabrication ; Impedance matching ; Insertion loss ; Insulators ; Leakage current ; Millimeter waves ; Plating ; Radio frequency ; Silicon ; Through-silicon vias ; Transmission loss ; ultrawideband</subject><ispartof>IEEE transactions on electron devices, 2024-10, Vol.71 (10), p.6249-6253</ispartof><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2024</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><cites>FETCH-LOGICAL-c175t-388873b2b8812d1ca673e80e40b34551033e3308c0286462a2f1d0eaae5dce643</cites><orcidid>0000-0001-9195-1327 ; 0009-0006-8167-8623 ; 0000-0002-2637-2799 ; 0009-0002-5458-020X ; 0000-0002-9218-7233 ; 0000-0001-5944-3832</orcidid></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/10634139$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,780,784,796,27924,27925,54758</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/10634139$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Chen, Zhiming</creatorcontrib><creatorcontrib>Chen, Xuyan</creatorcontrib><creatorcontrib>Wang, Han</creatorcontrib><creatorcontrib>Cai, Ziru</creatorcontrib><creatorcontrib>Xiong, Miao</creatorcontrib><creatorcontrib>Hao, Yigang</creatorcontrib><creatorcontrib>Ding, Yingtao</creatorcontrib><creatorcontrib>Zhang, Ziyue</creatorcontrib><title>A Novel Double-Sided Etching and Electroplating Fabrication Scheme for Coaxial Through-Silicon-Vias in 3-D Integration</title><title>IEEE transactions on electron devices</title><addtitle>TED</addtitle><description><![CDATA[Compared to conventional through-silicon-via (TSV) technology, coaxial TSVs can provide better radio frequency (RF) transmission performance in terms of reduced transmission loss and enhanced impedance matching in 2.5-D/3-D heterogeneous integration of RF microsystems. This article presents a novel fabrication scheme for coaxial TSVs comprised of Cu-pillar inner conductors, annular benzocyclobutene (BCB) insulators, and annular Cu outer conductors. Complete Cu conductors are achieved by the proposed double-sided etching and electroplating method, in which the outer and inner conductors are fabricated from the front and back sides of the wafer, respectively. Besides, a thick BCB insulator without voids is realized based on the vacuum-assisted spin-filling technique. Due to the good feasibility of the fabrication processes, the dimensions of the coaxial TSV can be flexibly designed to meet the requirements for impedance matching. Coaxial TSVs with a height of <inline-formula> <tex-math notation="LaTeX">85~\mu </tex-math></inline-formula> m, an inner conductor diameter of <inline-formula> <tex-math notation="LaTeX">45~\mu </tex-math></inline-formula> m, and an insulator thickness of <inline-formula> <tex-math notation="LaTeX">53~\mu </tex-math></inline-formula> m are successfully fabricated. Measurement results show that the TSVs exhibit a low leakage current between the inner and outer conductors of 1.28 pA at 20 V, and the return loss and insertion loss are better than -16 and -0.35 dB up to 40 GHz, respectively. Such compact and low-loss coaxial TSV structure together with its fabrication scheme facilitates the miniaturized, high-density, and high-performance 2.5-D/3-D heterogeneous integration of microsystems at RF and millimeter-wave (MMW) frequencies.]]></description><subject>2.5-D/3-D heterogeneous integration</subject><subject>benzocyclobutene (BCB) insulator</subject><subject>coaxial through-silicon-via (TSV)</subject><subject>Conductors</subject><subject>double-sided microfabrication</subject><subject>Electrochemical deposition</subject><subject>Electroplating</subject><subject>Etching</subject><subject>Fabrication</subject><subject>Impedance matching</subject><subject>Insertion loss</subject><subject>Insulators</subject><subject>Leakage current</subject><subject>Millimeter waves</subject><subject>Plating</subject><subject>Radio frequency</subject><subject>Silicon</subject><subject>Through-silicon vias</subject><subject>Transmission loss</subject><subject>ultrawideband</subject><issn>0018-9383</issn><issn>1557-9646</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2024</creationdate><recordtype>article</recordtype><sourceid>RIE</sourceid><recordid>eNpNkL1PwzAQxS0EEqWwMzBYYk6xc47jjFU_oBKCoYU1cpxL4yqNi5NW8N_j0g5M9-703p3uR8g9ZyPOWfa0mk1HMYvFCAQomaYXZMCTJI0yKeQlGTDGVZSBgmty03Wb0Eoh4gE5jOmbO2BDp25fNBgtbYklnfWmtu2a6jboBk3v3a7R_XE014W3JmjX0qWpcYu0cp5OnP62uqGr2rv9ug57GmtcG31a3VHbUoimdNH2uPZ_0VtyVemmw7tzHZKP-Ww1eYle358Xk_FrZHia9BEopVIo4kIpHpfcaJkCKoaCFSCShDMABGDKsFiFP2MdV7xkqDUmpUEpYEgeT3t33n3tsevzjdv7NpzMIVATmWRMBhc7uYx3XeexynfebrX_yTnLj3TzQDc_0s3PdEPk4RSxiPjPLkFwyOAXMP902w</recordid><startdate>20241001</startdate><enddate>20241001</enddate><creator>Chen, Zhiming</creator><creator>Chen, Xuyan</creator><creator>Wang, Han</creator><creator>Cai, Ziru</creator><creator>Xiong, Miao</creator><creator>Hao, Yigang</creator><creator>Ding, Yingtao</creator><creator>Zhang, Ziyue</creator><general>IEEE</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>97E</scope><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SP</scope><scope>8FD</scope><scope>L7M</scope><orcidid>https://orcid.org/0000-0001-9195-1327</orcidid><orcidid>https://orcid.org/0009-0006-8167-8623</orcidid><orcidid>https://orcid.org/0000-0002-2637-2799</orcidid><orcidid>https://orcid.org/0009-0002-5458-020X</orcidid><orcidid>https://orcid.org/0000-0002-9218-7233</orcidid><orcidid>https://orcid.org/0000-0001-5944-3832</orcidid></search><sort><creationdate>20241001</creationdate><title>A Novel Double-Sided Etching and Electroplating Fabrication Scheme for Coaxial Through-Silicon-Vias in 3-D Integration</title><author>Chen, Zhiming ; Chen, Xuyan ; Wang, Han ; Cai, Ziru ; Xiong, Miao ; Hao, Yigang ; Ding, Yingtao ; Zhang, Ziyue</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c175t-388873b2b8812d1ca673e80e40b34551033e3308c0286462a2f1d0eaae5dce643</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2024</creationdate><topic>2.5-D/3-D heterogeneous integration</topic><topic>benzocyclobutene (BCB) insulator</topic><topic>coaxial through-silicon-via (TSV)</topic><topic>Conductors</topic><topic>double-sided microfabrication</topic><topic>Electrochemical deposition</topic><topic>Electroplating</topic><topic>Etching</topic><topic>Fabrication</topic><topic>Impedance matching</topic><topic>Insertion loss</topic><topic>Insulators</topic><topic>Leakage current</topic><topic>Millimeter waves</topic><topic>Plating</topic><topic>Radio frequency</topic><topic>Silicon</topic><topic>Through-silicon vias</topic><topic>Transmission loss</topic><topic>ultrawideband</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Chen, Zhiming</creatorcontrib><creatorcontrib>Chen, Xuyan</creatorcontrib><creatorcontrib>Wang, Han</creatorcontrib><creatorcontrib>Cai, Ziru</creatorcontrib><creatorcontrib>Xiong, Miao</creatorcontrib><creatorcontrib>Hao, Yigang</creatorcontrib><creatorcontrib>Ding, Yingtao</creatorcontrib><creatorcontrib>Zhang, Ziyue</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE Electronic Library (IEL)</collection><collection>CrossRef</collection><collection>Electronics & Communications Abstracts</collection><collection>Technology Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection><jtitle>IEEE transactions on electron devices</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Chen, Zhiming</au><au>Chen, Xuyan</au><au>Wang, Han</au><au>Cai, Ziru</au><au>Xiong, Miao</au><au>Hao, Yigang</au><au>Ding, Yingtao</au><au>Zhang, Ziyue</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>A Novel Double-Sided Etching and Electroplating Fabrication Scheme for Coaxial Through-Silicon-Vias in 3-D Integration</atitle><jtitle>IEEE transactions on electron devices</jtitle><stitle>TED</stitle><date>2024-10-01</date><risdate>2024</risdate><volume>71</volume><issue>10</issue><spage>6249</spage><epage>6253</epage><pages>6249-6253</pages><issn>0018-9383</issn><eissn>1557-9646</eissn><coden>IETDAI</coden><abstract><![CDATA[Compared to conventional through-silicon-via (TSV) technology, coaxial TSVs can provide better radio frequency (RF) transmission performance in terms of reduced transmission loss and enhanced impedance matching in 2.5-D/3-D heterogeneous integration of RF microsystems. This article presents a novel fabrication scheme for coaxial TSVs comprised of Cu-pillar inner conductors, annular benzocyclobutene (BCB) insulators, and annular Cu outer conductors. Complete Cu conductors are achieved by the proposed double-sided etching and electroplating method, in which the outer and inner conductors are fabricated from the front and back sides of the wafer, respectively. Besides, a thick BCB insulator without voids is realized based on the vacuum-assisted spin-filling technique. Due to the good feasibility of the fabrication processes, the dimensions of the coaxial TSV can be flexibly designed to meet the requirements for impedance matching. Coaxial TSVs with a height of <inline-formula> <tex-math notation="LaTeX">85~\mu </tex-math></inline-formula> m, an inner conductor diameter of <inline-formula> <tex-math notation="LaTeX">45~\mu </tex-math></inline-formula> m, and an insulator thickness of <inline-formula> <tex-math notation="LaTeX">53~\mu </tex-math></inline-formula> m are successfully fabricated. Measurement results show that the TSVs exhibit a low leakage current between the inner and outer conductors of 1.28 pA at 20 V, and the return loss and insertion loss are better than -16 and -0.35 dB up to 40 GHz, respectively. Such compact and low-loss coaxial TSV structure together with its fabrication scheme facilitates the miniaturized, high-density, and high-performance 2.5-D/3-D heterogeneous integration of microsystems at RF and millimeter-wave (MMW) frequencies.]]></abstract><cop>New York</cop><pub>IEEE</pub><doi>10.1109/TED.2024.3438677</doi><tpages>5</tpages><orcidid>https://orcid.org/0000-0001-9195-1327</orcidid><orcidid>https://orcid.org/0009-0006-8167-8623</orcidid><orcidid>https://orcid.org/0000-0002-2637-2799</orcidid><orcidid>https://orcid.org/0009-0002-5458-020X</orcidid><orcidid>https://orcid.org/0000-0002-9218-7233</orcidid><orcidid>https://orcid.org/0000-0001-5944-3832</orcidid></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | ISSN: 0018-9383 |
ispartof | IEEE transactions on electron devices, 2024-10, Vol.71 (10), p.6249-6253 |
issn | 0018-9383 1557-9646 |
language | eng |
recordid | cdi_proquest_journals_3109496006 |
source | IEEE Electronic Library (IEL) |
subjects | 2.5-D/3-D heterogeneous integration benzocyclobutene (BCB) insulator coaxial through-silicon-via (TSV) Conductors double-sided microfabrication Electrochemical deposition Electroplating Etching Fabrication Impedance matching Insertion loss Insulators Leakage current Millimeter waves Plating Radio frequency Silicon Through-silicon vias Transmission loss ultrawideband |
title | A Novel Double-Sided Etching and Electroplating Fabrication Scheme for Coaxial Through-Silicon-Vias in 3-D Integration |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-06T16%3A04%3A43IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=A%20Novel%20Double-Sided%20Etching%20and%20Electroplating%20Fabrication%20Scheme%20for%20Coaxial%20Through-Silicon-Vias%20in%203-D%20Integration&rft.jtitle=IEEE%20transactions%20on%20electron%20devices&rft.au=Chen,%20Zhiming&rft.date=2024-10-01&rft.volume=71&rft.issue=10&rft.spage=6249&rft.epage=6253&rft.pages=6249-6253&rft.issn=0018-9383&rft.eissn=1557-9646&rft.coden=IETDAI&rft_id=info:doi/10.1109/TED.2024.3438677&rft_dat=%3Cproquest_RIE%3E3109496006%3C/proquest_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=3109496006&rft_id=info:pmid/&rft_ieee_id=10634139&rfr_iscdi=true |