Resource-Efficient Optimization for FPGA-Based Convolution Accelerator

Convolution forms one of the most essential operations for the FPGA-based hardware accelerator. However, the existing designs often neglect the inherent architecture of FPGA, which puts forward an austere challenge on hardware resource. Even though some previous works have proposed approximate multi...

Ausführliche Beschreibung