A 16-Gb/s/Wire 4-Wire Short-Haul Transceiver With Balanced Single-Ended Signaling (BASES) in 28-nm CMOS
This brief presents a 4-wire, 3-level, and 16-Gb/s/wire transceiver array for short-reach interconnects. The proposed transceiver adopts the balanced single-ended signaling (BASES) to reduce the simultaneous switching noise (SSN) and the electro-magnetic interference (EMI). The four transmit encoder...
Gespeichert in:
| Veröffentlicht in: | IEEE transactions on circuits and systems. II, Express briefs Express briefs, 2023-08, Vol.70 (8), p.2799-2803 |
|---|---|
| Hauptverfasser: | , , , , |
| Format: | Artikel |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 2803 |
|---|---|
| container_issue | 8 |
| container_start_page | 2799 |
| container_title | IEEE transactions on circuits and systems. II, Express briefs |
| container_volume | 70 |
| creator | Kim, Hyochang Seo, Hyeongmin Kim, Hyuntae Yoo, Changsik Han, Jaeduk |
| description | This brief presents a 4-wire, 3-level, and 16-Gb/s/wire transceiver array for short-reach interconnects. The proposed transceiver adopts the balanced single-ended signaling (BASES) to reduce the simultaneous switching noise (SSN) and the electro-magnetic interference (EMI). The four transmit encoders and voltage-mode drivers produce three-level, common-mode-balanced, and multi-lane signals. The receive terminations and equalizers utilize the CM-balancing property of the BASES coding to recover the transmitted signals with a high noise rejection capability. The 4-wire transceiver was fabricated in a 28-nm CMOS technology and achieved a 64-Gb/s aggregate data rate with 3.15-pJ/bit energy efficiency. |
| doi_str_mv | 10.1109/TCSII.2023.3248633 |
| format | Article |
| fullrecord | <record><control><sourceid>proquest_RIE</sourceid><recordid>TN_cdi_proquest_journals_2844902103</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>10052690</ieee_id><sourcerecordid>2844902103</sourcerecordid><originalsourceid>FETCH-LOGICAL-c247t-146ebdc33a5d438d99876f29f10661d72595e56d701549f91d88d6a37a730a463</originalsourceid><addsrcrecordid>eNpNkD9vwjAQxa2qlUppv0DVwVKXdjD4X-x4hIgCEhVDqBgtEzsQFBJqh0r99k2AodO7O713uvsB8EzwgBCshqsknc8HFFM2YJTHgrEb0CNRFCMmFbntaq6QlFzeg4cQ9hhThRntge0IEoGmm2EYrgvvIEdnSXe1b9DMnEq48qYKmSt-nIfrotnBsSlNlTkL06Lalg5NKntutpUp2wl8G4_SSfoOiwrSGFUHmHwu00dwl5syuKer9sHXx2SVzNBiOZ0nowXKKJcNIly4jc0YM5HlLLZKxVLkVOUEC0GspJGKXCSsxN1DuSI2jq0wTBrJsOGC9cHrZe_R198nFxq9r0--vSxoGnOuMCWYtS56cWW-DsG7XB99cTD-VxOsO6D6DFR3QPUVaBt6uYQK59y_AI6oaGH-AZEgbQA</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>2844902103</pqid></control><display><type>article</type><title>A 16-Gb/s/Wire 4-Wire Short-Haul Transceiver With Balanced Single-Ended Signaling (BASES) in 28-nm CMOS</title><source>IEEE Electronic Library (IEL)</source><creator>Kim, Hyochang ; Seo, Hyeongmin ; Kim, Hyuntae ; Yoo, Changsik ; Han, Jaeduk</creator><creatorcontrib>Kim, Hyochang ; Seo, Hyeongmin ; Kim, Hyuntae ; Yoo, Changsik ; Han, Jaeduk</creatorcontrib><description>This brief presents a 4-wire, 3-level, and 16-Gb/s/wire transceiver array for short-reach interconnects. The proposed transceiver adopts the balanced single-ended signaling (BASES) to reduce the simultaneous switching noise (SSN) and the electro-magnetic interference (EMI). The four transmit encoders and voltage-mode drivers produce three-level, common-mode-balanced, and multi-lane signals. The receive terminations and equalizers utilize the CM-balancing property of the BASES coding to recover the transmitted signals with a high noise rejection capability. The 4-wire transceiver was fabricated in a 28-nm CMOS technology and achieved a 64-Gb/s aggregate data rate with 3.15-pJ/bit energy efficiency.</description><identifier>ISSN: 1549-7747</identifier><identifier>EISSN: 1558-3791</identifier><identifier>DOI: 10.1109/TCSII.2023.3248633</identifier><identifier>CODEN: ITCSFK</identifier><language>eng</language><publisher>New York: IEEE</publisher><subject>4-bit 4-wire BASES coding ; balanced coding ; Clocks ; CMOS ; CMOS technology ; Coders ; common-mode distortions ; electro-magnetic interference (EMI) ; Electromagnetic interference ; Encoding ; memory interface ; parallel link ; Receivers ; simultaneous switching noise (SSN) ; Single-end signaling ; Symbols ; transceiver ; Transceivers ; Wire</subject><ispartof>IEEE transactions on circuits and systems. II, Express briefs, 2023-08, Vol.70 (8), p.2799-2803</ispartof><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2023</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><cites>FETCH-LOGICAL-c247t-146ebdc33a5d438d99876f29f10661d72595e56d701549f91d88d6a37a730a463</cites><orcidid>0000-0002-2292-7670 ; 0000-0002-3934-9707 ; 0000-0002-8360-4103 ; 0000-0001-7681-1609</orcidid></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/10052690$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>315,782,786,798,27933,27934,54767</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/10052690$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Kim, Hyochang</creatorcontrib><creatorcontrib>Seo, Hyeongmin</creatorcontrib><creatorcontrib>Kim, Hyuntae</creatorcontrib><creatorcontrib>Yoo, Changsik</creatorcontrib><creatorcontrib>Han, Jaeduk</creatorcontrib><title>A 16-Gb/s/Wire 4-Wire Short-Haul Transceiver With Balanced Single-Ended Signaling (BASES) in 28-nm CMOS</title><title>IEEE transactions on circuits and systems. II, Express briefs</title><addtitle>TCSII</addtitle><description>This brief presents a 4-wire, 3-level, and 16-Gb/s/wire transceiver array for short-reach interconnects. The proposed transceiver adopts the balanced single-ended signaling (BASES) to reduce the simultaneous switching noise (SSN) and the electro-magnetic interference (EMI). The four transmit encoders and voltage-mode drivers produce three-level, common-mode-balanced, and multi-lane signals. The receive terminations and equalizers utilize the CM-balancing property of the BASES coding to recover the transmitted signals with a high noise rejection capability. The 4-wire transceiver was fabricated in a 28-nm CMOS technology and achieved a 64-Gb/s aggregate data rate with 3.15-pJ/bit energy efficiency.</description><subject>4-bit 4-wire BASES coding</subject><subject>balanced coding</subject><subject>Clocks</subject><subject>CMOS</subject><subject>CMOS technology</subject><subject>Coders</subject><subject>common-mode distortions</subject><subject>electro-magnetic interference (EMI)</subject><subject>Electromagnetic interference</subject><subject>Encoding</subject><subject>memory interface</subject><subject>parallel link</subject><subject>Receivers</subject><subject>simultaneous switching noise (SSN)</subject><subject>Single-end signaling</subject><subject>Symbols</subject><subject>transceiver</subject><subject>Transceivers</subject><subject>Wire</subject><issn>1549-7747</issn><issn>1558-3791</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2023</creationdate><recordtype>article</recordtype><sourceid>RIE</sourceid><recordid>eNpNkD9vwjAQxa2qlUppv0DVwVKXdjD4X-x4hIgCEhVDqBgtEzsQFBJqh0r99k2AodO7O713uvsB8EzwgBCshqsknc8HFFM2YJTHgrEb0CNRFCMmFbntaq6QlFzeg4cQ9hhThRntge0IEoGmm2EYrgvvIEdnSXe1b9DMnEq48qYKmSt-nIfrotnBsSlNlTkL06Lalg5NKntutpUp2wl8G4_SSfoOiwrSGFUHmHwu00dwl5syuKer9sHXx2SVzNBiOZ0nowXKKJcNIly4jc0YM5HlLLZKxVLkVOUEC0GspJGKXCSsxN1DuSI2jq0wTBrJsOGC9cHrZe_R198nFxq9r0--vSxoGnOuMCWYtS56cWW-DsG7XB99cTD-VxOsO6D6DFR3QPUVaBt6uYQK59y_AI6oaGH-AZEgbQA</recordid><startdate>20230801</startdate><enddate>20230801</enddate><creator>Kim, Hyochang</creator><creator>Seo, Hyeongmin</creator><creator>Kim, Hyuntae</creator><creator>Yoo, Changsik</creator><creator>Han, Jaeduk</creator><general>IEEE</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>97E</scope><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SP</scope><scope>8FD</scope><scope>L7M</scope><orcidid>https://orcid.org/0000-0002-2292-7670</orcidid><orcidid>https://orcid.org/0000-0002-3934-9707</orcidid><orcidid>https://orcid.org/0000-0002-8360-4103</orcidid><orcidid>https://orcid.org/0000-0001-7681-1609</orcidid></search><sort><creationdate>20230801</creationdate><title>A 16-Gb/s/Wire 4-Wire Short-Haul Transceiver With Balanced Single-Ended Signaling (BASES) in 28-nm CMOS</title><author>Kim, Hyochang ; Seo, Hyeongmin ; Kim, Hyuntae ; Yoo, Changsik ; Han, Jaeduk</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c247t-146ebdc33a5d438d99876f29f10661d72595e56d701549f91d88d6a37a730a463</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2023</creationdate><topic>4-bit 4-wire BASES coding</topic><topic>balanced coding</topic><topic>Clocks</topic><topic>CMOS</topic><topic>CMOS technology</topic><topic>Coders</topic><topic>common-mode distortions</topic><topic>electro-magnetic interference (EMI)</topic><topic>Electromagnetic interference</topic><topic>Encoding</topic><topic>memory interface</topic><topic>parallel link</topic><topic>Receivers</topic><topic>simultaneous switching noise (SSN)</topic><topic>Single-end signaling</topic><topic>Symbols</topic><topic>transceiver</topic><topic>Transceivers</topic><topic>Wire</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Kim, Hyochang</creatorcontrib><creatorcontrib>Seo, Hyeongmin</creatorcontrib><creatorcontrib>Kim, Hyuntae</creatorcontrib><creatorcontrib>Yoo, Changsik</creatorcontrib><creatorcontrib>Han, Jaeduk</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE Electronic Library (IEL)</collection><collection>CrossRef</collection><collection>Electronics & Communications Abstracts</collection><collection>Technology Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection><jtitle>IEEE transactions on circuits and systems. II, Express briefs</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Kim, Hyochang</au><au>Seo, Hyeongmin</au><au>Kim, Hyuntae</au><au>Yoo, Changsik</au><au>Han, Jaeduk</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>A 16-Gb/s/Wire 4-Wire Short-Haul Transceiver With Balanced Single-Ended Signaling (BASES) in 28-nm CMOS</atitle><jtitle>IEEE transactions on circuits and systems. II, Express briefs</jtitle><stitle>TCSII</stitle><date>2023-08-01</date><risdate>2023</risdate><volume>70</volume><issue>8</issue><spage>2799</spage><epage>2803</epage><pages>2799-2803</pages><issn>1549-7747</issn><eissn>1558-3791</eissn><coden>ITCSFK</coden><abstract>This brief presents a 4-wire, 3-level, and 16-Gb/s/wire transceiver array for short-reach interconnects. The proposed transceiver adopts the balanced single-ended signaling (BASES) to reduce the simultaneous switching noise (SSN) and the electro-magnetic interference (EMI). The four transmit encoders and voltage-mode drivers produce three-level, common-mode-balanced, and multi-lane signals. The receive terminations and equalizers utilize the CM-balancing property of the BASES coding to recover the transmitted signals with a high noise rejection capability. The 4-wire transceiver was fabricated in a 28-nm CMOS technology and achieved a 64-Gb/s aggregate data rate with 3.15-pJ/bit energy efficiency.</abstract><cop>New York</cop><pub>IEEE</pub><doi>10.1109/TCSII.2023.3248633</doi><tpages>5</tpages><orcidid>https://orcid.org/0000-0002-2292-7670</orcidid><orcidid>https://orcid.org/0000-0002-3934-9707</orcidid><orcidid>https://orcid.org/0000-0002-8360-4103</orcidid><orcidid>https://orcid.org/0000-0001-7681-1609</orcidid></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 1549-7747 |
| ispartof | IEEE transactions on circuits and systems. II, Express briefs, 2023-08, Vol.70 (8), p.2799-2803 |
| issn | 1549-7747 1558-3791 |
| language | eng |
| recordid | cdi_proquest_journals_2844902103 |
| source | IEEE Electronic Library (IEL) |
| subjects | 4-bit 4-wire BASES coding balanced coding Clocks CMOS CMOS technology Coders common-mode distortions electro-magnetic interference (EMI) Electromagnetic interference Encoding memory interface parallel link Receivers simultaneous switching noise (SSN) Single-end signaling Symbols transceiver Transceivers Wire |
| title | A 16-Gb/s/Wire 4-Wire Short-Haul Transceiver With Balanced Single-Ended Signaling (BASES) in 28-nm CMOS |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-02T02%3A15%3A30IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=A%2016-Gb/s/Wire%204-Wire%20Short-Haul%20Transceiver%20With%20Balanced%20Single-Ended%20Signaling%20(BASES)%20in%2028-nm%20CMOS&rft.jtitle=IEEE%20transactions%20on%20circuits%20and%20systems.%20II,%20Express%20briefs&rft.au=Kim,%20Hyochang&rft.date=2023-08-01&rft.volume=70&rft.issue=8&rft.spage=2799&rft.epage=2803&rft.pages=2799-2803&rft.issn=1549-7747&rft.eissn=1558-3791&rft.coden=ITCSFK&rft_id=info:doi/10.1109/TCSII.2023.3248633&rft_dat=%3Cproquest_RIE%3E2844902103%3C/proquest_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=2844902103&rft_id=info:pmid/&rft_ieee_id=10052690&rfr_iscdi=true |