Synchronverters With Fast Current Loops
Virtual synchronous machines (VSMs) are inverters that behave toward the power-grid-like synchronous generators. Hence, they can be used as grid-forming inverters, and they can support the grid with inertia, droops, fault ride-through, and more. Synchronverters are a much studied type of VSMs. In th...
Gespeichert in:
Veröffentlicht in: | IEEE transactions on industrial electronics (1982) 2023-11, Vol.70 (11), p.11357-11367 |
---|---|
Hauptverfasser: | , , , , |
Format: | Artikel |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | 11367 |
---|---|
container_issue | 11 |
container_start_page | 11357 |
container_title | IEEE transactions on industrial electronics (1982) |
container_volume | 70 |
creator | Kustanovich, Zeev Shivratri, Shivprasad Yin, Hang Reissner, Florian Weiss, George |
description | Virtual synchronous machines (VSMs) are inverters that behave toward the power-grid-like synchronous generators. Hence, they can be used as grid-forming inverters, and they can support the grid with inertia, droops, fault ride-through, and more. Synchronverters are a much studied type of VSMs. In this article, we present several improvements and innovations to the synchronverter control algorithm. We offer a complete design procedure for this algorithm. One change is meant to mitigate the fact that earlier designs are very sensitive to grid voltage measurement errors and processing delay, which may cause harmonic distortion and fluctuating amplitude of the grid-side currents. We propose to include a fast current controller as the internal control loop of the inverter. The design of this current controller involves delicate issues of compensating the delays and eliminating the dc components of the currents. The new design also enables a natural way for distortionless current limitation. We present a smooth start-up procedure. Our simulations and experiments show that the current controller leads to a dramatic reduction of the sensitivity of the VSM to measurement errors, processing delay, and grid voltage imbalance |
doi_str_mv | 10.1109/TIE.2022.3229275 |
format | Article |
fullrecord | <record><control><sourceid>proquest_RIE</sourceid><recordid>TN_cdi_proquest_journals_2811730522</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>9991942</ieee_id><sourcerecordid>2811730522</sourcerecordid><originalsourceid>FETCH-LOGICAL-c333t-3be179d91bd83715f85f75c6f5dad4fd06161ae8d01932038c07cb5da1cfc3523</originalsourceid><addsrcrecordid>eNo9kE1LAzEURYMoWKt7wc2AC1dT30smk2QppdXCgAsrLsM0H7RFJzVJhf77Tpni6i3uuffBIeQeYYII6nm5mE0oUDphlCoq-AUZIeeiVKqSl2QEVMgSoKqvyU1KWwCsOPIRefo4dGYdQ_fnYnYxFV-bvC7mbcrFdB-j63LRhLBLt-TKt9_J3Z3vmHzOZ8vpW9m8vy6mL01pGGO5ZCuHQlmFKyuZQO4l94Kb2nPb2spbqLHG1kkLqBgFJg0Is-pDNN4wTtmYPA67uxh-9y5lvQ372PUvNZWIggGnJwoGysSQUnRe7-Lmp40HjaBPOnSvQ5906LOOvvIwVDbOuX9cKYWqouwIzVZZ7A</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>2811730522</pqid></control><display><type>article</type><title>Synchronverters With Fast Current Loops</title><source>IEEE Electronic Library (IEL)</source><creator>Kustanovich, Zeev ; Shivratri, Shivprasad ; Yin, Hang ; Reissner, Florian ; Weiss, George</creator><creatorcontrib>Kustanovich, Zeev ; Shivratri, Shivprasad ; Yin, Hang ; Reissner, Florian ; Weiss, George</creatorcontrib><description>Virtual synchronous machines (VSMs) are inverters that behave toward the power-grid-like synchronous generators. Hence, they can be used as grid-forming inverters, and they can support the grid with inertia, droops, fault ride-through, and more. Synchronverters are a much studied type of VSMs. In this article, we present several improvements and innovations to the synchronverter control algorithm. We offer a complete design procedure for this algorithm. One change is meant to mitigate the fact that earlier designs are very sensitive to grid voltage measurement errors and processing delay, which may cause harmonic distortion and fluctuating amplitude of the grid-side currents. We propose to include a fast current controller as the internal control loop of the inverter. The design of this current controller involves delicate issues of compensating the delays and eliminating the dc components of the currents. The new design also enables a natural way for distortionless current limitation. We present a smooth start-up procedure. Our simulations and experiments show that the current controller leads to a dramatic reduction of the sensitivity of the VSM to measurement errors, processing delay, and grid voltage imbalance</description><identifier>ISSN: 0278-0046</identifier><identifier>EISSN: 1557-9948</identifier><identifier>DOI: 10.1109/TIE.2022.3229275</identifier><identifier>CODEN: ITIED6</identifier><language>eng</language><publisher>New York: IEEE</publisher><subject>Algorithms ; Capacitors ; Control algorithms ; Control systems design ; Control theory ; Controllers ; Current control ; Delays ; Electrical measurement ; Errors ; Frequency control ; frequency droop ; Harmonic distortion ; inverter ; Inverters ; Synchronous machines ; synchronverter ; Torque ; virtual synchronous machine (VSM) ; Voltage control ; voltage droop</subject><ispartof>IEEE transactions on industrial electronics (1982), 2023-11, Vol.70 (11), p.11357-11367</ispartof><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2023</rights><lds50>peer_reviewed</lds50><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c333t-3be179d91bd83715f85f75c6f5dad4fd06161ae8d01932038c07cb5da1cfc3523</citedby><cites>FETCH-LOGICAL-c333t-3be179d91bd83715f85f75c6f5dad4fd06161ae8d01932038c07cb5da1cfc3523</cites><orcidid>0000-0002-1762-0594 ; 0000-0002-6602-6145 ; 0000-0001-9537-546X ; 0000-0002-9524-2795 ; 0000-0001-6216-7277</orcidid></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/9991942$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,780,784,796,27924,27925,54758</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/9991942$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Kustanovich, Zeev</creatorcontrib><creatorcontrib>Shivratri, Shivprasad</creatorcontrib><creatorcontrib>Yin, Hang</creatorcontrib><creatorcontrib>Reissner, Florian</creatorcontrib><creatorcontrib>Weiss, George</creatorcontrib><title>Synchronverters With Fast Current Loops</title><title>IEEE transactions on industrial electronics (1982)</title><addtitle>TIE</addtitle><description>Virtual synchronous machines (VSMs) are inverters that behave toward the power-grid-like synchronous generators. Hence, they can be used as grid-forming inverters, and they can support the grid with inertia, droops, fault ride-through, and more. Synchronverters are a much studied type of VSMs. In this article, we present several improvements and innovations to the synchronverter control algorithm. We offer a complete design procedure for this algorithm. One change is meant to mitigate the fact that earlier designs are very sensitive to grid voltage measurement errors and processing delay, which may cause harmonic distortion and fluctuating amplitude of the grid-side currents. We propose to include a fast current controller as the internal control loop of the inverter. The design of this current controller involves delicate issues of compensating the delays and eliminating the dc components of the currents. The new design also enables a natural way for distortionless current limitation. We present a smooth start-up procedure. Our simulations and experiments show that the current controller leads to a dramatic reduction of the sensitivity of the VSM to measurement errors, processing delay, and grid voltage imbalance</description><subject>Algorithms</subject><subject>Capacitors</subject><subject>Control algorithms</subject><subject>Control systems design</subject><subject>Control theory</subject><subject>Controllers</subject><subject>Current control</subject><subject>Delays</subject><subject>Electrical measurement</subject><subject>Errors</subject><subject>Frequency control</subject><subject>frequency droop</subject><subject>Harmonic distortion</subject><subject>inverter</subject><subject>Inverters</subject><subject>Synchronous machines</subject><subject>synchronverter</subject><subject>Torque</subject><subject>virtual synchronous machine (VSM)</subject><subject>Voltage control</subject><subject>voltage droop</subject><issn>0278-0046</issn><issn>1557-9948</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2023</creationdate><recordtype>article</recordtype><sourceid>RIE</sourceid><recordid>eNo9kE1LAzEURYMoWKt7wc2AC1dT30smk2QppdXCgAsrLsM0H7RFJzVJhf77Tpni6i3uuffBIeQeYYII6nm5mE0oUDphlCoq-AUZIeeiVKqSl2QEVMgSoKqvyU1KWwCsOPIRefo4dGYdQ_fnYnYxFV-bvC7mbcrFdB-j63LRhLBLt-TKt9_J3Z3vmHzOZ8vpW9m8vy6mL01pGGO5ZCuHQlmFKyuZQO4l94Kb2nPb2spbqLHG1kkLqBgFJg0Is-pDNN4wTtmYPA67uxh-9y5lvQ372PUvNZWIggGnJwoGysSQUnRe7-Lmp40HjaBPOnSvQ5906LOOvvIwVDbOuX9cKYWqouwIzVZZ7A</recordid><startdate>20231101</startdate><enddate>20231101</enddate><creator>Kustanovich, Zeev</creator><creator>Shivratri, Shivprasad</creator><creator>Yin, Hang</creator><creator>Reissner, Florian</creator><creator>Weiss, George</creator><general>IEEE</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>97E</scope><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SP</scope><scope>8FD</scope><scope>L7M</scope><orcidid>https://orcid.org/0000-0002-1762-0594</orcidid><orcidid>https://orcid.org/0000-0002-6602-6145</orcidid><orcidid>https://orcid.org/0000-0001-9537-546X</orcidid><orcidid>https://orcid.org/0000-0002-9524-2795</orcidid><orcidid>https://orcid.org/0000-0001-6216-7277</orcidid></search><sort><creationdate>20231101</creationdate><title>Synchronverters With Fast Current Loops</title><author>Kustanovich, Zeev ; Shivratri, Shivprasad ; Yin, Hang ; Reissner, Florian ; Weiss, George</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c333t-3be179d91bd83715f85f75c6f5dad4fd06161ae8d01932038c07cb5da1cfc3523</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2023</creationdate><topic>Algorithms</topic><topic>Capacitors</topic><topic>Control algorithms</topic><topic>Control systems design</topic><topic>Control theory</topic><topic>Controllers</topic><topic>Current control</topic><topic>Delays</topic><topic>Electrical measurement</topic><topic>Errors</topic><topic>Frequency control</topic><topic>frequency droop</topic><topic>Harmonic distortion</topic><topic>inverter</topic><topic>Inverters</topic><topic>Synchronous machines</topic><topic>synchronverter</topic><topic>Torque</topic><topic>virtual synchronous machine (VSM)</topic><topic>Voltage control</topic><topic>voltage droop</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Kustanovich, Zeev</creatorcontrib><creatorcontrib>Shivratri, Shivprasad</creatorcontrib><creatorcontrib>Yin, Hang</creatorcontrib><creatorcontrib>Reissner, Florian</creatorcontrib><creatorcontrib>Weiss, George</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE Electronic Library (IEL)</collection><collection>CrossRef</collection><collection>Electronics & Communications Abstracts</collection><collection>Technology Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection><jtitle>IEEE transactions on industrial electronics (1982)</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Kustanovich, Zeev</au><au>Shivratri, Shivprasad</au><au>Yin, Hang</au><au>Reissner, Florian</au><au>Weiss, George</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Synchronverters With Fast Current Loops</atitle><jtitle>IEEE transactions on industrial electronics (1982)</jtitle><stitle>TIE</stitle><date>2023-11-01</date><risdate>2023</risdate><volume>70</volume><issue>11</issue><spage>11357</spage><epage>11367</epage><pages>11357-11367</pages><issn>0278-0046</issn><eissn>1557-9948</eissn><coden>ITIED6</coden><abstract>Virtual synchronous machines (VSMs) are inverters that behave toward the power-grid-like synchronous generators. Hence, they can be used as grid-forming inverters, and they can support the grid with inertia, droops, fault ride-through, and more. Synchronverters are a much studied type of VSMs. In this article, we present several improvements and innovations to the synchronverter control algorithm. We offer a complete design procedure for this algorithm. One change is meant to mitigate the fact that earlier designs are very sensitive to grid voltage measurement errors and processing delay, which may cause harmonic distortion and fluctuating amplitude of the grid-side currents. We propose to include a fast current controller as the internal control loop of the inverter. The design of this current controller involves delicate issues of compensating the delays and eliminating the dc components of the currents. The new design also enables a natural way for distortionless current limitation. We present a smooth start-up procedure. Our simulations and experiments show that the current controller leads to a dramatic reduction of the sensitivity of the VSM to measurement errors, processing delay, and grid voltage imbalance</abstract><cop>New York</cop><pub>IEEE</pub><doi>10.1109/TIE.2022.3229275</doi><tpages>11</tpages><orcidid>https://orcid.org/0000-0002-1762-0594</orcidid><orcidid>https://orcid.org/0000-0002-6602-6145</orcidid><orcidid>https://orcid.org/0000-0001-9537-546X</orcidid><orcidid>https://orcid.org/0000-0002-9524-2795</orcidid><orcidid>https://orcid.org/0000-0001-6216-7277</orcidid><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | ISSN: 0278-0046 |
ispartof | IEEE transactions on industrial electronics (1982), 2023-11, Vol.70 (11), p.11357-11367 |
issn | 0278-0046 1557-9948 |
language | eng |
recordid | cdi_proquest_journals_2811730522 |
source | IEEE Electronic Library (IEL) |
subjects | Algorithms Capacitors Control algorithms Control systems design Control theory Controllers Current control Delays Electrical measurement Errors Frequency control frequency droop Harmonic distortion inverter Inverters Synchronous machines synchronverter Torque virtual synchronous machine (VSM) Voltage control voltage droop |
title | Synchronverters With Fast Current Loops |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-29T10%3A44%3A04IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Synchronverters%20With%20Fast%20Current%20Loops&rft.jtitle=IEEE%20transactions%20on%20industrial%20electronics%20(1982)&rft.au=Kustanovich,%20Zeev&rft.date=2023-11-01&rft.volume=70&rft.issue=11&rft.spage=11357&rft.epage=11367&rft.pages=11357-11367&rft.issn=0278-0046&rft.eissn=1557-9948&rft.coden=ITIED6&rft_id=info:doi/10.1109/TIE.2022.3229275&rft_dat=%3Cproquest_RIE%3E2811730522%3C/proquest_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=2811730522&rft_id=info:pmid/&rft_ieee_id=9991942&rfr_iscdi=true |