Capacitance-Dependent VTH Instability Under a High dVg/dt Event in p-GaN Power HEMTs

In this work, we report that the VTH stability in p-GaN power HEMTs under a high dVg/dt event is highly correlated with the capacitance for the first time. The different dVg/dt event is performed by using fast sweep characterization with sweeping time (tsweep) varied from 10ms to 25~\mu \text{s} ....

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE electron device letters 2022-10, Vol.43 (10), p.1617-1620
Hauptverfasser: Tang, Shun-Wei, Lin, Wei-Syuan, Huang, Zhen-Hong, Wu, Tian-Li
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 1620
container_issue 10
container_start_page 1617
container_title IEEE electron device letters
container_volume 43
creator Tang, Shun-Wei
Lin, Wei-Syuan
Huang, Zhen-Hong
Wu, Tian-Li
description In this work, we report that the VTH stability in p-GaN power HEMTs under a high dVg/dt event is highly correlated with the capacitance for the first time. The different dVg/dt event is performed by using fast sweep characterization with sweeping time (tsweep) varied from 10ms to 25~\mu \text{s} . As the tsweep is decreased, i.e., high dVg/dt, p-GaN HEMTs show a negative VTH shift and a high measured gate current. The higher measured gate current is mainly due to the displacement current with respect to a high dVg/dt. To further understand the impacts of capacitance on VTH stability, p-GaN power HEMTs are connected with different additional capacitance (Cadditional) between gate-to-source terminals. The results indicate that the negative VTH shift and the gate current are highly correlated with the Cadditional, i.e., a large negative VTH shift and a high measured gate current in the device with a large Cadditional, suggesting that the charging capacitance caused by the displacement current during a high dVg/dt event can influence the VTHstability. Therefore, the optimization of the capacitance is crucial to improve the VTH stability during a high-speed gate operation.
doi_str_mv 10.1109/LED.2022.3202498
format Article
fullrecord <record><control><sourceid>proquest_RIE</sourceid><recordid>TN_cdi_proquest_journals_2718786502</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>9869622</ieee_id><sourcerecordid>2718786502</sourcerecordid><originalsourceid>FETCH-LOGICAL-i482-28f7524e3045b6df8a07f4a02f2b821e24ac96278db389fe17adb2e23055d0063</originalsourceid><addsrcrecordid>eNotjUtLw0AUhQdRsFb3gpsB19PeufPMUmpsCvWxiN2GSWdSp9Q0JqnSf2-kbs6Bw8d3CLnlMOEckukyfZwgIE7EkDKxZ2TElbIMlBbnZARGciY46Ety1XVbAC6lkSOSz1zj1rF39Tqwx9CE2oe6p6s8o4u6610Zd7E_0vdhbqmjWdx8UL_aTH1P0-8_Mta0YXP3Qt_2PwOSpc95d00uKrfrws1_j0n-lOazjC1f54vZw5JFaZGhrYxCGQRIVWpfWQemkg6wwtIiDyjdOtForC-FTarAjfMlBhSglAfQYkzuT9qm3X8dQtcX2_2hrYfHAg23xmoFOFB3JyqGEIqmjZ-uPRaJ1YMbxS_48Fgx</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>2718786502</pqid></control><display><type>article</type><title>Capacitance-Dependent VTH Instability Under a High dVg/dt Event in p-GaN Power HEMTs</title><source>IEEE Electronic Library (IEL)</source><creator>Tang, Shun-Wei ; Lin, Wei-Syuan ; Huang, Zhen-Hong ; Wu, Tian-Li</creator><creatorcontrib>Tang, Shun-Wei ; Lin, Wei-Syuan ; Huang, Zhen-Hong ; Wu, Tian-Li</creatorcontrib><description>In this work, we report that the VTH stability in p-GaN power HEMTs under a high dVg/dt event is highly correlated with the capacitance for the first time. The different dVg/dt event is performed by using fast sweep characterization with sweeping time (tsweep) varied from 10ms to &lt;inline-formula&gt; &lt;tex-math notation="LaTeX"&gt;25~\mu \text{s} &lt;/tex-math&gt;&lt;/inline-formula&gt;. As the tsweep is decreased, i.e., high dVg/dt, p-GaN HEMTs show a negative VTH shift and a high measured gate current. The higher measured gate current is mainly due to the displacement current with respect to a high dVg/dt. To further understand the impacts of capacitance on VTH stability, p-GaN power HEMTs are connected with different additional capacitance (Cadditional) between gate-to-source terminals. The results indicate that the negative VTH shift and the gate current are highly correlated with the Cadditional, i.e., a large negative VTH shift and a high measured gate current in the device with a large Cadditional, suggesting that the charging capacitance caused by the displacement current during a high dVg/dt event can influence the VTHstability. Therefore, the optimization of the capacitance is crucial to improve the VTH stability during a high-speed gate operation.</description><identifier>ISSN: 0741-3106</identifier><identifier>EISSN: 1558-0563</identifier><identifier>DOI: 10.1109/LED.2022.3202498</identifier><identifier>CODEN: EDLEDZ</identifier><language>eng</language><publisher>New York: IEEE</publisher><subject>Capacitance ; Current measurement ; dVg/dt ; Gallium nitrides ; HEMTs ; High electron mobility transistors ; Logic gates ; MODFETs ; Optimization ; p-GaN power HEMTs ; Semiconductor device measurement ; Stability ; Threshold voltage stability ; Wide band gap semiconductors</subject><ispartof>IEEE electron device letters, 2022-10, Vol.43 (10), p.1617-1620</ispartof><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2022</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><orcidid>0000-0001-6788-5470</orcidid></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/9869622$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,778,782,794,27907,27908,54741</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/9869622$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Tang, Shun-Wei</creatorcontrib><creatorcontrib>Lin, Wei-Syuan</creatorcontrib><creatorcontrib>Huang, Zhen-Hong</creatorcontrib><creatorcontrib>Wu, Tian-Li</creatorcontrib><title>Capacitance-Dependent VTH Instability Under a High dVg/dt Event in p-GaN Power HEMTs</title><title>IEEE electron device letters</title><addtitle>LED</addtitle><description>In this work, we report that the VTH stability in p-GaN power HEMTs under a high dVg/dt event is highly correlated with the capacitance for the first time. The different dVg/dt event is performed by using fast sweep characterization with sweeping time (tsweep) varied from 10ms to &lt;inline-formula&gt; &lt;tex-math notation="LaTeX"&gt;25~\mu \text{s} &lt;/tex-math&gt;&lt;/inline-formula&gt;. As the tsweep is decreased, i.e., high dVg/dt, p-GaN HEMTs show a negative VTH shift and a high measured gate current. The higher measured gate current is mainly due to the displacement current with respect to a high dVg/dt. To further understand the impacts of capacitance on VTH stability, p-GaN power HEMTs are connected with different additional capacitance (Cadditional) between gate-to-source terminals. The results indicate that the negative VTH shift and the gate current are highly correlated with the Cadditional, i.e., a large negative VTH shift and a high measured gate current in the device with a large Cadditional, suggesting that the charging capacitance caused by the displacement current during a high dVg/dt event can influence the VTHstability. Therefore, the optimization of the capacitance is crucial to improve the VTH stability during a high-speed gate operation.</description><subject>Capacitance</subject><subject>Current measurement</subject><subject>dVg/dt</subject><subject>Gallium nitrides</subject><subject>HEMTs</subject><subject>High electron mobility transistors</subject><subject>Logic gates</subject><subject>MODFETs</subject><subject>Optimization</subject><subject>p-GaN power HEMTs</subject><subject>Semiconductor device measurement</subject><subject>Stability</subject><subject>Threshold voltage stability</subject><subject>Wide band gap semiconductors</subject><issn>0741-3106</issn><issn>1558-0563</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2022</creationdate><recordtype>article</recordtype><sourceid>RIE</sourceid><recordid>eNotjUtLw0AUhQdRsFb3gpsB19PeufPMUmpsCvWxiN2GSWdSp9Q0JqnSf2-kbs6Bw8d3CLnlMOEckukyfZwgIE7EkDKxZ2TElbIMlBbnZARGciY46Ety1XVbAC6lkSOSz1zj1rF39Tqwx9CE2oe6p6s8o4u6610Zd7E_0vdhbqmjWdx8UL_aTH1P0-8_Mta0YXP3Qt_2PwOSpc95d00uKrfrws1_j0n-lOazjC1f54vZw5JFaZGhrYxCGQRIVWpfWQemkg6wwtIiDyjdOtForC-FTarAjfMlBhSglAfQYkzuT9qm3X8dQtcX2_2hrYfHAg23xmoFOFB3JyqGEIqmjZ-uPRaJ1YMbxS_48Fgx</recordid><startdate>202210</startdate><enddate>202210</enddate><creator>Tang, Shun-Wei</creator><creator>Lin, Wei-Syuan</creator><creator>Huang, Zhen-Hong</creator><creator>Wu, Tian-Li</creator><general>IEEE</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>97E</scope><scope>RIA</scope><scope>RIE</scope><scope>7SP</scope><scope>8FD</scope><scope>L7M</scope><orcidid>https://orcid.org/0000-0001-6788-5470</orcidid></search><sort><creationdate>202210</creationdate><title>Capacitance-Dependent VTH Instability Under a High dVg/dt Event in p-GaN Power HEMTs</title><author>Tang, Shun-Wei ; Lin, Wei-Syuan ; Huang, Zhen-Hong ; Wu, Tian-Li</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i482-28f7524e3045b6df8a07f4a02f2b821e24ac96278db389fe17adb2e23055d0063</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2022</creationdate><topic>Capacitance</topic><topic>Current measurement</topic><topic>dVg/dt</topic><topic>Gallium nitrides</topic><topic>HEMTs</topic><topic>High electron mobility transistors</topic><topic>Logic gates</topic><topic>MODFETs</topic><topic>Optimization</topic><topic>p-GaN power HEMTs</topic><topic>Semiconductor device measurement</topic><topic>Stability</topic><topic>Threshold voltage stability</topic><topic>Wide band gap semiconductors</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Tang, Shun-Wei</creatorcontrib><creatorcontrib>Lin, Wei-Syuan</creatorcontrib><creatorcontrib>Huang, Zhen-Hong</creatorcontrib><creatorcontrib>Wu, Tian-Li</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE Electronic Library (IEL)</collection><collection>Electronics &amp; Communications Abstracts</collection><collection>Technology Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection><jtitle>IEEE electron device letters</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Tang, Shun-Wei</au><au>Lin, Wei-Syuan</au><au>Huang, Zhen-Hong</au><au>Wu, Tian-Li</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Capacitance-Dependent VTH Instability Under a High dVg/dt Event in p-GaN Power HEMTs</atitle><jtitle>IEEE electron device letters</jtitle><stitle>LED</stitle><date>2022-10</date><risdate>2022</risdate><volume>43</volume><issue>10</issue><spage>1617</spage><epage>1620</epage><pages>1617-1620</pages><issn>0741-3106</issn><eissn>1558-0563</eissn><coden>EDLEDZ</coden><abstract>In this work, we report that the VTH stability in p-GaN power HEMTs under a high dVg/dt event is highly correlated with the capacitance for the first time. The different dVg/dt event is performed by using fast sweep characterization with sweeping time (tsweep) varied from 10ms to &lt;inline-formula&gt; &lt;tex-math notation="LaTeX"&gt;25~\mu \text{s} &lt;/tex-math&gt;&lt;/inline-formula&gt;. As the tsweep is decreased, i.e., high dVg/dt, p-GaN HEMTs show a negative VTH shift and a high measured gate current. The higher measured gate current is mainly due to the displacement current with respect to a high dVg/dt. To further understand the impacts of capacitance on VTH stability, p-GaN power HEMTs are connected with different additional capacitance (Cadditional) between gate-to-source terminals. The results indicate that the negative VTH shift and the gate current are highly correlated with the Cadditional, i.e., a large negative VTH shift and a high measured gate current in the device with a large Cadditional, suggesting that the charging capacitance caused by the displacement current during a high dVg/dt event can influence the VTHstability. Therefore, the optimization of the capacitance is crucial to improve the VTH stability during a high-speed gate operation.</abstract><cop>New York</cop><pub>IEEE</pub><doi>10.1109/LED.2022.3202498</doi><tpages>4</tpages><orcidid>https://orcid.org/0000-0001-6788-5470</orcidid></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 0741-3106
ispartof IEEE electron device letters, 2022-10, Vol.43 (10), p.1617-1620
issn 0741-3106
1558-0563
language eng
recordid cdi_proquest_journals_2718786502
source IEEE Electronic Library (IEL)
subjects Capacitance
Current measurement
dVg/dt
Gallium nitrides
HEMTs
High electron mobility transistors
Logic gates
MODFETs
Optimization
p-GaN power HEMTs
Semiconductor device measurement
Stability
Threshold voltage stability
Wide band gap semiconductors
title Capacitance-Dependent VTH Instability Under a High dVg/dt Event in p-GaN Power HEMTs
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-16T15%3A15%3A08IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Capacitance-Dependent%20VTH%20Instability%20Under%20a%20High%20dVg/dt%20Event%20in%20p-GaN%20Power%20HEMTs&rft.jtitle=IEEE%20electron%20device%20letters&rft.au=Tang,%20Shun-Wei&rft.date=2022-10&rft.volume=43&rft.issue=10&rft.spage=1617&rft.epage=1620&rft.pages=1617-1620&rft.issn=0741-3106&rft.eissn=1558-0563&rft.coden=EDLEDZ&rft_id=info:doi/10.1109/LED.2022.3202498&rft_dat=%3Cproquest_RIE%3E2718786502%3C/proquest_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=2718786502&rft_id=info:pmid/&rft_ieee_id=9869622&rfr_iscdi=true