An effective method for the reduction of the device utilization amount in experimental realization of a fractional-order system

This study focuses on the experimental realization of the fractional-order FitzHugh–Nagumo (FHN) neuron model. Firstly, a second-order approximation function is included to the FHN neuron model to satisfy the fractional-order definition. Since these approximation functions can meet the response of t...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:Nonlinear dynamics 2022-05, Vol.108 (3), p.2369-2384
Hauptverfasser: Saçu, İbrahim Ethem, Korkmaz, Nimet
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:This study focuses on the experimental realization of the fractional-order FitzHugh–Nagumo (FHN) neuron model. Firstly, a second-order approximation function is included to the FHN neuron model to satisfy the fractional-order definition. Since these approximation functions can meet the response of the ideal system only in a limited frequency band, the identification of their center frequency is very critical. Thus, the center frequency ‘ ω c ’ of this second-order approximation functions is swept until getting the spiking responses of this neuron model for the first time in this study. After the center frequency is determined, this approximation function is transferred into the ‘ z ’ domain by employing the Tustin discretization operator. This achieved discrete defined and fractional-order FHN neuron model becomes suitable for implementation on the digital platforms. To verify the proficiency of the proposed sweeping process experimentally, the fractional-order FHN model in ‘ z ’ domain is implemented on the FPGA platform. After these applications, the order of the approximation function is reduced to one. Once this followed frequency sweeping process is repeated for the first-order approximation, the fractional-order FHN neuron model, which is built by this least-order approximation function, is also implemented with the FPGA. Therefore, the reductions of the device utilization amounts by using this least-order approximation function and the importance of the specific frequency identification process are seen clearly.
ISSN:0924-090X
1573-269X
DOI:10.1007/s11071-022-07340-7