High-Throughput LDPC-CC Decoders Based on Storage, Arithmetic, and Control Improvements
This brief presents high-throughput low-density parity-check convolutional code (LDPC-CC) decoders in full compliance with the IEEE 1901 standard. The decoding architecture is improved from storage, arithmetic, and control aspects. First, to address the throughput bottleneck caused by memory bandwid...
Gespeichert in:
| Veröffentlicht in: | IEEE transactions on circuits and systems. II, Express briefs Express briefs, 2022-03, Vol.69 (3), p.1069-1073 |
|---|---|
| Hauptverfasser: | , , |
| Format: | Artikel |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 1073 |
|---|---|
| container_issue | 3 |
| container_start_page | 1069 |
| container_title | IEEE transactions on circuits and systems. II, Express briefs |
| container_volume | 69 |
| creator | Chen, Yuxing Cui, Hangxuan Wang, Zhongfeng |
| description | This brief presents high-throughput low-density parity-check convolutional code (LDPC-CC) decoders in full compliance with the IEEE 1901 standard. The decoding architecture is improved from storage, arithmetic, and control aspects. First, to address the throughput bottleneck caused by memory bandwidth, we propose two methods, register-based and categorized memory-based (CMem-based) storage schemes. Then, the arithmetic improvement is extensively exploited for better area. Besides, the control unit is well-designed to reduce the hardware complexity. Equipped with these techniques, efficient LDPC-CC decoders for IEEE 1901 standard are developed and implemented with 55nm technology. Implementation results demonstrate that the proposed decoders can achieve more than twice the throughput of existing decoders. Furthermore, the proposed CMem-based decoder improves the area efficiency by 84.5%. |
| doi_str_mv | 10.1109/TCSII.2021.3134824 |
| format | Article |
| fullrecord | <record><control><sourceid>proquest_RIE</sourceid><recordid>TN_cdi_proquest_journals_2639931501</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>9647009</ieee_id><sourcerecordid>2639931501</sourcerecordid><originalsourceid>FETCH-LOGICAL-c295t-beeee7d668b135064d2f962da3a93c744c73f5041ade53ea08b05d005672a7133</originalsourceid><addsrcrecordid>eNo9kF9LwzAUxYMoOKdfQF8Cvq4zf5vmcXbqCgOFTXwMWZOuHWszk1Tw29s58b7c-3DOPYcfALcYTTFG8mGdr4piShDBU4opywg7AyPMeZZQIfH58WYyEYKJS3AVwg4hIhElI_CxaLZ1sq6967f1oY9wOX_LkzyHc1s6Y32AjzpYA10HV9F5vbUTOPNNrFsbm3ICdWdg7rro3R4W7cG7L9vaLoZrcFHpfbA3f3sM3p-f1vkiWb6-FPlsmZRE8phs7DDCpGm2wZSjlBlSyZQYTbWkpWCsFLTiiGFtLKdWo2yDuEGIp4JogSkdg_vT3yH6s7chqp3rfTdEKpJSKSnmCA8qclKV3oXgbaUOvmm1_1YYqSNA9QtQHQGqP4CD6e5kaoaO_waZMoGQpD_nUmsJ</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>2639931501</pqid></control><display><type>article</type><title>High-Throughput LDPC-CC Decoders Based on Storage, Arithmetic, and Control Improvements</title><source>IEEE Electronic Library (IEL)</source><creator>Chen, Yuxing ; Cui, Hangxuan ; Wang, Zhongfeng</creator><creatorcontrib>Chen, Yuxing ; Cui, Hangxuan ; Wang, Zhongfeng</creatorcontrib><description>This brief presents high-throughput low-density parity-check convolutional code (LDPC-CC) decoders in full compliance with the IEEE 1901 standard. The decoding architecture is improved from storage, arithmetic, and control aspects. First, to address the throughput bottleneck caused by memory bandwidth, we propose two methods, register-based and categorized memory-based (CMem-based) storage schemes. Then, the arithmetic improvement is extensively exploited for better area. Besides, the control unit is well-designed to reduce the hardware complexity. Equipped with these techniques, efficient LDPC-CC decoders for IEEE 1901 standard are developed and implemented with 55nm technology. Implementation results demonstrate that the proposed decoders can achieve more than twice the throughput of existing decoders. Furthermore, the proposed CMem-based decoder improves the area efficiency by 84.5%.</description><identifier>ISSN: 1549-7747</identifier><identifier>EISSN: 1558-3791</identifier><identifier>DOI: 10.1109/TCSII.2021.3134824</identifier><identifier>CODEN: ITCSFK</identifier><language>eng</language><publisher>New York: IEEE</publisher><subject>Arithmetic ; Bandwidth ; Codes ; Decoders ; Decoding ; Delays ; Error correcting codes ; high throughput ; IEEE 1901 ; low-density parity-check convolutional codes (LDPC-CC) ; Parity check codes ; Schedules ; storage categorization ; Throughput</subject><ispartof>IEEE transactions on circuits and systems. II, Express briefs, 2022-03, Vol.69 (3), p.1069-1073</ispartof><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2022</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c295t-beeee7d668b135064d2f962da3a93c744c73f5041ade53ea08b05d005672a7133</citedby><cites>FETCH-LOGICAL-c295t-beeee7d668b135064d2f962da3a93c744c73f5041ade53ea08b05d005672a7133</cites><orcidid>0000-0003-4227-0204 ; 0000-0002-7227-4786 ; 0000-0001-5366-1396</orcidid></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/9647009$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,776,780,792,27901,27902,54733</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/9647009$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Chen, Yuxing</creatorcontrib><creatorcontrib>Cui, Hangxuan</creatorcontrib><creatorcontrib>Wang, Zhongfeng</creatorcontrib><title>High-Throughput LDPC-CC Decoders Based on Storage, Arithmetic, and Control Improvements</title><title>IEEE transactions on circuits and systems. II, Express briefs</title><addtitle>TCSII</addtitle><description>This brief presents high-throughput low-density parity-check convolutional code (LDPC-CC) decoders in full compliance with the IEEE 1901 standard. The decoding architecture is improved from storage, arithmetic, and control aspects. First, to address the throughput bottleneck caused by memory bandwidth, we propose two methods, register-based and categorized memory-based (CMem-based) storage schemes. Then, the arithmetic improvement is extensively exploited for better area. Besides, the control unit is well-designed to reduce the hardware complexity. Equipped with these techniques, efficient LDPC-CC decoders for IEEE 1901 standard are developed and implemented with 55nm technology. Implementation results demonstrate that the proposed decoders can achieve more than twice the throughput of existing decoders. Furthermore, the proposed CMem-based decoder improves the area efficiency by 84.5%.</description><subject>Arithmetic</subject><subject>Bandwidth</subject><subject>Codes</subject><subject>Decoders</subject><subject>Decoding</subject><subject>Delays</subject><subject>Error correcting codes</subject><subject>high throughput</subject><subject>IEEE 1901</subject><subject>low-density parity-check convolutional codes (LDPC-CC)</subject><subject>Parity check codes</subject><subject>Schedules</subject><subject>storage categorization</subject><subject>Throughput</subject><issn>1549-7747</issn><issn>1558-3791</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2022</creationdate><recordtype>article</recordtype><sourceid>RIE</sourceid><recordid>eNo9kF9LwzAUxYMoOKdfQF8Cvq4zf5vmcXbqCgOFTXwMWZOuHWszk1Tw29s58b7c-3DOPYcfALcYTTFG8mGdr4piShDBU4opywg7AyPMeZZQIfH58WYyEYKJS3AVwg4hIhElI_CxaLZ1sq6967f1oY9wOX_LkzyHc1s6Y32AjzpYA10HV9F5vbUTOPNNrFsbm3ICdWdg7rro3R4W7cG7L9vaLoZrcFHpfbA3f3sM3p-f1vkiWb6-FPlsmZRE8phs7DDCpGm2wZSjlBlSyZQYTbWkpWCsFLTiiGFtLKdWo2yDuEGIp4JogSkdg_vT3yH6s7chqp3rfTdEKpJSKSnmCA8qclKV3oXgbaUOvmm1_1YYqSNA9QtQHQGqP4CD6e5kaoaO_waZMoGQpD_nUmsJ</recordid><startdate>20220301</startdate><enddate>20220301</enddate><creator>Chen, Yuxing</creator><creator>Cui, Hangxuan</creator><creator>Wang, Zhongfeng</creator><general>IEEE</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>97E</scope><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SP</scope><scope>8FD</scope><scope>L7M</scope><orcidid>https://orcid.org/0000-0003-4227-0204</orcidid><orcidid>https://orcid.org/0000-0002-7227-4786</orcidid><orcidid>https://orcid.org/0000-0001-5366-1396</orcidid></search><sort><creationdate>20220301</creationdate><title>High-Throughput LDPC-CC Decoders Based on Storage, Arithmetic, and Control Improvements</title><author>Chen, Yuxing ; Cui, Hangxuan ; Wang, Zhongfeng</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c295t-beeee7d668b135064d2f962da3a93c744c73f5041ade53ea08b05d005672a7133</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2022</creationdate><topic>Arithmetic</topic><topic>Bandwidth</topic><topic>Codes</topic><topic>Decoders</topic><topic>Decoding</topic><topic>Delays</topic><topic>Error correcting codes</topic><topic>high throughput</topic><topic>IEEE 1901</topic><topic>low-density parity-check convolutional codes (LDPC-CC)</topic><topic>Parity check codes</topic><topic>Schedules</topic><topic>storage categorization</topic><topic>Throughput</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Chen, Yuxing</creatorcontrib><creatorcontrib>Cui, Hangxuan</creatorcontrib><creatorcontrib>Wang, Zhongfeng</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE Electronic Library (IEL)</collection><collection>CrossRef</collection><collection>Electronics & Communications Abstracts</collection><collection>Technology Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection><jtitle>IEEE transactions on circuits and systems. II, Express briefs</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Chen, Yuxing</au><au>Cui, Hangxuan</au><au>Wang, Zhongfeng</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>High-Throughput LDPC-CC Decoders Based on Storage, Arithmetic, and Control Improvements</atitle><jtitle>IEEE transactions on circuits and systems. II, Express briefs</jtitle><stitle>TCSII</stitle><date>2022-03-01</date><risdate>2022</risdate><volume>69</volume><issue>3</issue><spage>1069</spage><epage>1073</epage><pages>1069-1073</pages><issn>1549-7747</issn><eissn>1558-3791</eissn><coden>ITCSFK</coden><abstract>This brief presents high-throughput low-density parity-check convolutional code (LDPC-CC) decoders in full compliance with the IEEE 1901 standard. The decoding architecture is improved from storage, arithmetic, and control aspects. First, to address the throughput bottleneck caused by memory bandwidth, we propose two methods, register-based and categorized memory-based (CMem-based) storage schemes. Then, the arithmetic improvement is extensively exploited for better area. Besides, the control unit is well-designed to reduce the hardware complexity. Equipped with these techniques, efficient LDPC-CC decoders for IEEE 1901 standard are developed and implemented with 55nm technology. Implementation results demonstrate that the proposed decoders can achieve more than twice the throughput of existing decoders. Furthermore, the proposed CMem-based decoder improves the area efficiency by 84.5%.</abstract><cop>New York</cop><pub>IEEE</pub><doi>10.1109/TCSII.2021.3134824</doi><tpages>5</tpages><orcidid>https://orcid.org/0000-0003-4227-0204</orcidid><orcidid>https://orcid.org/0000-0002-7227-4786</orcidid><orcidid>https://orcid.org/0000-0001-5366-1396</orcidid></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 1549-7747 |
| ispartof | IEEE transactions on circuits and systems. II, Express briefs, 2022-03, Vol.69 (3), p.1069-1073 |
| issn | 1549-7747 1558-3791 |
| language | eng |
| recordid | cdi_proquest_journals_2639931501 |
| source | IEEE Electronic Library (IEL) |
| subjects | Arithmetic Bandwidth Codes Decoders Decoding Delays Error correcting codes high throughput IEEE 1901 low-density parity-check convolutional codes (LDPC-CC) Parity check codes Schedules storage categorization Throughput |
| title | High-Throughput LDPC-CC Decoders Based on Storage, Arithmetic, and Control Improvements |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-05T16%3A34%3A16IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=High-Throughput%20LDPC-CC%20Decoders%20Based%20on%20Storage,%20Arithmetic,%20and%20Control%20Improvements&rft.jtitle=IEEE%20transactions%20on%20circuits%20and%20systems.%20II,%20Express%20briefs&rft.au=Chen,%20Yuxing&rft.date=2022-03-01&rft.volume=69&rft.issue=3&rft.spage=1069&rft.epage=1073&rft.pages=1069-1073&rft.issn=1549-7747&rft.eissn=1558-3791&rft.coden=ITCSFK&rft_id=info:doi/10.1109/TCSII.2021.3134824&rft_dat=%3Cproquest_RIE%3E2639931501%3C/proquest_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=2639931501&rft_id=info:pmid/&rft_ieee_id=9647009&rfr_iscdi=true |