Design Trade-off Between Performance and Fault-Tolerance of Space Onboard Computers
It is well known that there is a trade-off between performance and power consumption in onboard computers. The fault-tolerance is another important factor affecting performance, chip area and power consumption. Involving special SRAM cells and error-correcting codes is often too expensive with relat...
Gespeichert in:
| Veröffentlicht in: | Journal of physics. Conference series 2017-01, Vol.798 (1), p.12189 |
|---|---|
| Hauptverfasser: | , |
| Format: | Artikel |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | 1 |
| container_start_page | 12189 |
| container_title | Journal of physics. Conference series |
| container_volume | 798 |
| creator | Gorbunov, M S Antonov, A A |
| description | It is well known that there is a trade-off between performance and power consumption in onboard computers. The fault-tolerance is another important factor affecting performance, chip area and power consumption. Involving special SRAM cells and error-correcting codes is often too expensive with relation to the performance needed. We discuss the possibility of finding the optimal solutions for modern onboard computer for scientific apparatus focusing on multi-level cache memory design. |
| doi_str_mv | 10.1088/1742-6596/798/1/012189 |
| format | Article |
| fullrecord | <record><control><sourceid>proquest_iop_j</sourceid><recordid>TN_cdi_proquest_journals_2573779375</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>2573779375</sourcerecordid><originalsourceid>FETCH-LOGICAL-c355t-3b77481c66d898ca749bd6e57f13494f7ef50afca551fae00cc75974d5f840013</originalsourceid><addsrcrecordid>eNqFkF1LwzAUhoMoOKd_QQpeeVGXNE2TXGrd_GCwweZ1yNIT2diamrSI_97MykQQPDfn633PgQehS4JvCBZiRHiepQWTxYjL2I0wyYiQR2hwWBwfaiFO0VkIG4xpDD5Ai3sI69c6WXpdQeqsTe6gfQeokzl46_xO1wYSXVfJRHfbNl26LfivmbPJotGxmNUrp32VlG7XdC34cI5OrN4GuPjOQ_QyGS_Lx3Q6e3gqb6epoYy1KV1xngtiiqISUhjNc7mqCmDcEprL3HKwDGtrNGPEasDYGM4kzytmRY4xoUN01d9tvHvrILRq4zpfx5cqY5xyLilnUVX0KuNdCB6savx6p_2HIljtAao9G7XnpCJARVQPMBqz3rh2zc_lf03Xf5ie5-Xil041laWfv4t_AQ</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>2573779375</pqid></control><display><type>article</type><title>Design Trade-off Between Performance and Fault-Tolerance of Space Onboard Computers</title><source>Institute of Physics IOPscience extra</source><source>IOP Publishing Free Content</source><source>Elektronische Zeitschriftenbibliothek - Frei zugängliche E-Journals</source><source>Alma/SFX Local Collection</source><source>Free Full-Text Journals in Chemistry</source><creator>Gorbunov, M S ; Antonov, A A</creator><creatorcontrib>Gorbunov, M S ; Antonov, A A</creatorcontrib><description>It is well known that there is a trade-off between performance and power consumption in onboard computers. The fault-tolerance is another important factor affecting performance, chip area and power consumption. Involving special SRAM cells and error-correcting codes is often too expensive with relation to the performance needed. We discuss the possibility of finding the optimal solutions for modern onboard computer for scientific apparatus focusing on multi-level cache memory design.</description><identifier>ISSN: 1742-6588</identifier><identifier>EISSN: 1742-6596</identifier><identifier>DOI: 10.1088/1742-6596/798/1/012189</identifier><language>eng</language><publisher>Bristol: IOP Publishing</publisher><subject>Airborne/spaceborne computers ; Error correcting codes ; Error correction ; Fault tolerance ; Physics ; Power consumption ; Tradeoffs</subject><ispartof>Journal of physics. Conference series, 2017-01, Vol.798 (1), p.12189</ispartof><rights>Published under licence by IOP Publishing Ltd</rights><rights>2017. This work is published under http://creativecommons.org/licenses/by/3.0/ (the “License”). Notwithstanding the ProQuest Terms and Conditions, you may use this content in accordance with the terms of the License.</rights><lds50>peer_reviewed</lds50><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed><cites>FETCH-LOGICAL-c355t-3b77481c66d898ca749bd6e57f13494f7ef50afca551fae00cc75974d5f840013</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://iopscience.iop.org/article/10.1088/1742-6596/798/1/012189/pdf$$EPDF$$P50$$Giop$$Hfree_for_read</linktopdf><link.rule.ids>314,776,780,27901,27902,38845,38867,53815,53842</link.rule.ids></links><search><creatorcontrib>Gorbunov, M S</creatorcontrib><creatorcontrib>Antonov, A A</creatorcontrib><title>Design Trade-off Between Performance and Fault-Tolerance of Space Onboard Computers</title><title>Journal of physics. Conference series</title><addtitle>J. Phys.: Conf. Ser</addtitle><description>It is well known that there is a trade-off between performance and power consumption in onboard computers. The fault-tolerance is another important factor affecting performance, chip area and power consumption. Involving special SRAM cells and error-correcting codes is often too expensive with relation to the performance needed. We discuss the possibility of finding the optimal solutions for modern onboard computer for scientific apparatus focusing on multi-level cache memory design.</description><subject>Airborne/spaceborne computers</subject><subject>Error correcting codes</subject><subject>Error correction</subject><subject>Fault tolerance</subject><subject>Physics</subject><subject>Power consumption</subject><subject>Tradeoffs</subject><issn>1742-6588</issn><issn>1742-6596</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2017</creationdate><recordtype>article</recordtype><sourceid>O3W</sourceid><sourceid>BENPR</sourceid><recordid>eNqFkF1LwzAUhoMoOKd_QQpeeVGXNE2TXGrd_GCwweZ1yNIT2diamrSI_97MykQQPDfn633PgQehS4JvCBZiRHiepQWTxYjL2I0wyYiQR2hwWBwfaiFO0VkIG4xpDD5Ai3sI69c6WXpdQeqsTe6gfQeokzl46_xO1wYSXVfJRHfbNl26LfivmbPJotGxmNUrp32VlG7XdC34cI5OrN4GuPjOQ_QyGS_Lx3Q6e3gqb6epoYy1KV1xngtiiqISUhjNc7mqCmDcEprL3HKwDGtrNGPEasDYGM4kzytmRY4xoUN01d9tvHvrILRq4zpfx5cqY5xyLilnUVX0KuNdCB6savx6p_2HIljtAao9G7XnpCJARVQPMBqz3rh2zc_lf03Xf5ie5-Xil041laWfv4t_AQ</recordid><startdate>20170101</startdate><enddate>20170101</enddate><creator>Gorbunov, M S</creator><creator>Antonov, A A</creator><general>IOP Publishing</general><scope>O3W</scope><scope>TSCCA</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>8FD</scope><scope>8FE</scope><scope>8FG</scope><scope>ABUWG</scope><scope>AFKRA</scope><scope>ARAPS</scope><scope>AZQEC</scope><scope>BENPR</scope><scope>BGLVJ</scope><scope>CCPQU</scope><scope>DWQXO</scope><scope>H8D</scope><scope>HCIFZ</scope><scope>L7M</scope><scope>P5Z</scope><scope>P62</scope><scope>PIMPY</scope><scope>PQEST</scope><scope>PQQKQ</scope><scope>PQUKI</scope><scope>PRINS</scope></search><sort><creationdate>20170101</creationdate><title>Design Trade-off Between Performance and Fault-Tolerance of Space Onboard Computers</title><author>Gorbunov, M S ; Antonov, A A</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c355t-3b77481c66d898ca749bd6e57f13494f7ef50afca551fae00cc75974d5f840013</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2017</creationdate><topic>Airborne/spaceborne computers</topic><topic>Error correcting codes</topic><topic>Error correction</topic><topic>Fault tolerance</topic><topic>Physics</topic><topic>Power consumption</topic><topic>Tradeoffs</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Gorbunov, M S</creatorcontrib><creatorcontrib>Antonov, A A</creatorcontrib><collection>IOP Publishing Free Content</collection><collection>IOPscience (Open Access)</collection><collection>CrossRef</collection><collection>Technology Research Database</collection><collection>ProQuest SciTech Collection</collection><collection>ProQuest Technology Collection</collection><collection>ProQuest Central (Alumni Edition)</collection><collection>ProQuest Central UK/Ireland</collection><collection>Advanced Technologies & Aerospace Collection</collection><collection>ProQuest Central Essentials</collection><collection>ProQuest Central</collection><collection>Technology Collection</collection><collection>ProQuest One Community College</collection><collection>ProQuest Central Korea</collection><collection>Aerospace Database</collection><collection>SciTech Premium Collection</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Advanced Technologies & Aerospace Database</collection><collection>ProQuest Advanced Technologies & Aerospace Collection</collection><collection>Publicly Available Content Database</collection><collection>ProQuest One Academic Eastern Edition (DO NOT USE)</collection><collection>ProQuest One Academic</collection><collection>ProQuest One Academic UKI Edition</collection><collection>ProQuest Central China</collection><jtitle>Journal of physics. Conference series</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Gorbunov, M S</au><au>Antonov, A A</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Design Trade-off Between Performance and Fault-Tolerance of Space Onboard Computers</atitle><jtitle>Journal of physics. Conference series</jtitle><addtitle>J. Phys.: Conf. Ser</addtitle><date>2017-01-01</date><risdate>2017</risdate><volume>798</volume><issue>1</issue><spage>12189</spage><pages>12189-</pages><issn>1742-6588</issn><eissn>1742-6596</eissn><abstract>It is well known that there is a trade-off between performance and power consumption in onboard computers. The fault-tolerance is another important factor affecting performance, chip area and power consumption. Involving special SRAM cells and error-correcting codes is often too expensive with relation to the performance needed. We discuss the possibility of finding the optimal solutions for modern onboard computer for scientific apparatus focusing on multi-level cache memory design.</abstract><cop>Bristol</cop><pub>IOP Publishing</pub><doi>10.1088/1742-6596/798/1/012189</doi><tpages>5</tpages><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext |
| identifier | ISSN: 1742-6588 |
| ispartof | Journal of physics. Conference series, 2017-01, Vol.798 (1), p.12189 |
| issn | 1742-6588 1742-6596 |
| language | eng |
| recordid | cdi_proquest_journals_2573779375 |
| source | Institute of Physics IOPscience extra; IOP Publishing Free Content; Elektronische Zeitschriftenbibliothek - Frei zugängliche E-Journals; Alma/SFX Local Collection; Free Full-Text Journals in Chemistry |
| subjects | Airborne/spaceborne computers Error correcting codes Error correction Fault tolerance Physics Power consumption Tradeoffs |
| title | Design Trade-off Between Performance and Fault-Tolerance of Space Onboard Computers |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-12T10%3A18%3A40IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_iop_j&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Design%20Trade-off%20Between%20Performance%20and%20Fault-Tolerance%20of%20Space%20Onboard%20Computers&rft.jtitle=Journal%20of%20physics.%20Conference%20series&rft.au=Gorbunov,%20M%20S&rft.date=2017-01-01&rft.volume=798&rft.issue=1&rft.spage=12189&rft.pages=12189-&rft.issn=1742-6588&rft.eissn=1742-6596&rft_id=info:doi/10.1088/1742-6596/798/1/012189&rft_dat=%3Cproquest_iop_j%3E2573779375%3C/proquest_iop_j%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=2573779375&rft_id=info:pmid/&rfr_iscdi=true |