Resubstitution method for big size Boolean logic design targeting look‐up‐table implementation

A scalable design method to perform multilevel network minimization targeting k‐input look‐up‐tables (k‐LUT) is proposed. It contributes toward the big size logic design theory and application. The method is based on the resubstitution which is formulated and solved as a covering task: A node functi...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:International journal of circuit theory and applications 2021-08, Vol.49 (8), p.2411-2424
Hauptverfasser: Lemberski, Igor, Suponenkovs, Artjoms
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 2424
container_issue 8
container_start_page 2411
container_title International journal of circuit theory and applications
container_volume 49
creator Lemberski, Igor
Suponenkovs, Artjoms
description A scalable design method to perform multilevel network minimization targeting k‐input look‐up‐tables (k‐LUT) is proposed. It contributes toward the big size logic design theory and application. The method is based on the resubstitution which is formulated and solved as a covering task: A node function, which depends on an input selected for the resubstitution, is split into a set of dichotomies. The selected input is removed, and the minimal set of inputs to cover the dichotomies are sought. The resubstitution procedure runs on top of the k‐LUT network produced by existing synthesis tools (SIS, ABC). Scalability is achieved by the extraction of windows, which satisfy given constraints (number of inputs, nodes, etc.). The window logic is described using the proposed extended programmable logic array (PLA) table, which contains information about don't cares. Experiments show that the best networks obtained using SIS and ABC can be further improved by applying our method. Also, big benchmarks from the EPFL library are processed, and for almost half of them, improvements are achieved. A scalable design method to perform multilevel network minimization targeting k‐input look‐up‐tables is proposed. The method is based on the resubstitution which is formulated and solved as a covering task. Scalability is achieved by the extraction of windows, and window logic is described using the proposed extended PLA table.
doi_str_mv 10.1002/cta.3086
format Article
fullrecord <record><control><sourceid>proquest_cross</sourceid><recordid>TN_cdi_proquest_journals_2560156362</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>2560156362</sourcerecordid><originalsourceid>FETCH-LOGICAL-c2546-172e9b44584f64addbb3cda140cc9241e96208125e9cb3decb451135b23f64c43</originalsourceid><addsrcrecordid>eNp10MtKxDAUBuAgCo6j4CME3LjpmFsz7VIHbzAgyAjuQpKe1oxtU5sUGVc-gs_ok9hx3Lo5Bw4f_4EfoVNKZpQQdmGjnnGSyT00oSSfJ4TMn_fRhJA8S_Isk4foKIQ1ISRjPJ8g8whhMCG6OETnW9xAfPEFLn2PjatwcB-Ar7yvQbe49pWzuIDgqhZH3VcQXVuNZ__6_fk1dOOI2tSAXdPV0EAb9TbzGB2Uug5w8ren6OnmerW4S5YPt_eLy2ViWSpkQucMciNEmolSCl0UxnBbaCqItTkTFHLJSEZZCrk1vABrREopTw3jo7eCT9HZLrfr_dsAIaq1H_p2fKlYKglNJZdsVOc7ZXsfQg-l6nrX6H6jKFHbBtXYoNo2ONJkR99dDZt_nVqsLn_9D_WCdPg</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>2560156362</pqid></control><display><type>article</type><title>Resubstitution method for big size Boolean logic design targeting look‐up‐table implementation</title><source>Wiley Online Library Journals Frontfile Complete</source><creator>Lemberski, Igor ; Suponenkovs, Artjoms</creator><creatorcontrib>Lemberski, Igor ; Suponenkovs, Artjoms</creatorcontrib><description>A scalable design method to perform multilevel network minimization targeting k‐input look‐up‐tables (k‐LUT) is proposed. It contributes toward the big size logic design theory and application. The method is based on the resubstitution which is formulated and solved as a covering task: A node function, which depends on an input selected for the resubstitution, is split into a set of dichotomies. The selected input is removed, and the minimal set of inputs to cover the dichotomies are sought. The resubstitution procedure runs on top of the k‐LUT network produced by existing synthesis tools (SIS, ABC). Scalability is achieved by the extraction of windows, which satisfy given constraints (number of inputs, nodes, etc.). The window logic is described using the proposed extended programmable logic array (PLA) table, which contains information about don't cares. Experiments show that the best networks obtained using SIS and ABC can be further improved by applying our method. Also, big benchmarks from the EPFL library are processed, and for almost half of them, improvements are achieved. A scalable design method to perform multilevel network minimization targeting k‐input look‐up‐tables is proposed. The method is based on the resubstitution which is formulated and solved as a covering task. Scalability is achieved by the extraction of windows, and window logic is described using the proposed extended PLA table.</description><identifier>ISSN: 0098-9886</identifier><identifier>EISSN: 1097-007X</identifier><identifier>DOI: 10.1002/cta.3086</identifier><language>eng</language><publisher>Bognor Regis: Wiley Subscription Services, Inc</publisher><subject>Boolean algebra ; Boolean function ; decomposition ; Dichotomies ; Logic design ; look‐up‐table‐LUT ; Programmable logic arrays ; reconfigurable hardware ; resubstitution</subject><ispartof>International journal of circuit theory and applications, 2021-08, Vol.49 (8), p.2411-2424</ispartof><rights>2021 John Wiley &amp; Sons, Ltd.</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><cites>FETCH-LOGICAL-c2546-172e9b44584f64addbb3cda140cc9241e96208125e9cb3decb451135b23f64c43</cites><orcidid>0000-0001-9596-1506</orcidid></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://onlinelibrary.wiley.com/doi/pdf/10.1002%2Fcta.3086$$EPDF$$P50$$Gwiley$$H</linktopdf><linktohtml>$$Uhttps://onlinelibrary.wiley.com/doi/full/10.1002%2Fcta.3086$$EHTML$$P50$$Gwiley$$H</linktohtml><link.rule.ids>314,777,781,1412,27905,27906,45555,45556</link.rule.ids></links><search><creatorcontrib>Lemberski, Igor</creatorcontrib><creatorcontrib>Suponenkovs, Artjoms</creatorcontrib><title>Resubstitution method for big size Boolean logic design targeting look‐up‐table implementation</title><title>International journal of circuit theory and applications</title><description>A scalable design method to perform multilevel network minimization targeting k‐input look‐up‐tables (k‐LUT) is proposed. It contributes toward the big size logic design theory and application. The method is based on the resubstitution which is formulated and solved as a covering task: A node function, which depends on an input selected for the resubstitution, is split into a set of dichotomies. The selected input is removed, and the minimal set of inputs to cover the dichotomies are sought. The resubstitution procedure runs on top of the k‐LUT network produced by existing synthesis tools (SIS, ABC). Scalability is achieved by the extraction of windows, which satisfy given constraints (number of inputs, nodes, etc.). The window logic is described using the proposed extended programmable logic array (PLA) table, which contains information about don't cares. Experiments show that the best networks obtained using SIS and ABC can be further improved by applying our method. Also, big benchmarks from the EPFL library are processed, and for almost half of them, improvements are achieved. A scalable design method to perform multilevel network minimization targeting k‐input look‐up‐tables is proposed. The method is based on the resubstitution which is formulated and solved as a covering task. Scalability is achieved by the extraction of windows, and window logic is described using the proposed extended PLA table.</description><subject>Boolean algebra</subject><subject>Boolean function</subject><subject>decomposition</subject><subject>Dichotomies</subject><subject>Logic design</subject><subject>look‐up‐table‐LUT</subject><subject>Programmable logic arrays</subject><subject>reconfigurable hardware</subject><subject>resubstitution</subject><issn>0098-9886</issn><issn>1097-007X</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2021</creationdate><recordtype>article</recordtype><recordid>eNp10MtKxDAUBuAgCo6j4CME3LjpmFsz7VIHbzAgyAjuQpKe1oxtU5sUGVc-gs_ok9hx3Lo5Bw4f_4EfoVNKZpQQdmGjnnGSyT00oSSfJ4TMn_fRhJA8S_Isk4foKIQ1ISRjPJ8g8whhMCG6OETnW9xAfPEFLn2PjatwcB-Ar7yvQbe49pWzuIDgqhZH3VcQXVuNZ__6_fk1dOOI2tSAXdPV0EAb9TbzGB2Uug5w8ren6OnmerW4S5YPt_eLy2ViWSpkQucMciNEmolSCl0UxnBbaCqItTkTFHLJSEZZCrk1vABrREopTw3jo7eCT9HZLrfr_dsAIaq1H_p2fKlYKglNJZdsVOc7ZXsfQg-l6nrX6H6jKFHbBtXYoNo2ONJkR99dDZt_nVqsLn_9D_WCdPg</recordid><startdate>202108</startdate><enddate>202108</enddate><creator>Lemberski, Igor</creator><creator>Suponenkovs, Artjoms</creator><general>Wiley Subscription Services, Inc</general><scope>AAYXX</scope><scope>CITATION</scope><scope>7SP</scope><scope>8FD</scope><scope>L7M</scope><orcidid>https://orcid.org/0000-0001-9596-1506</orcidid></search><sort><creationdate>202108</creationdate><title>Resubstitution method for big size Boolean logic design targeting look‐up‐table implementation</title><author>Lemberski, Igor ; Suponenkovs, Artjoms</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c2546-172e9b44584f64addbb3cda140cc9241e96208125e9cb3decb451135b23f64c43</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2021</creationdate><topic>Boolean algebra</topic><topic>Boolean function</topic><topic>decomposition</topic><topic>Dichotomies</topic><topic>Logic design</topic><topic>look‐up‐table‐LUT</topic><topic>Programmable logic arrays</topic><topic>reconfigurable hardware</topic><topic>resubstitution</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Lemberski, Igor</creatorcontrib><creatorcontrib>Suponenkovs, Artjoms</creatorcontrib><collection>CrossRef</collection><collection>Electronics &amp; Communications Abstracts</collection><collection>Technology Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection><jtitle>International journal of circuit theory and applications</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Lemberski, Igor</au><au>Suponenkovs, Artjoms</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Resubstitution method for big size Boolean logic design targeting look‐up‐table implementation</atitle><jtitle>International journal of circuit theory and applications</jtitle><date>2021-08</date><risdate>2021</risdate><volume>49</volume><issue>8</issue><spage>2411</spage><epage>2424</epage><pages>2411-2424</pages><issn>0098-9886</issn><eissn>1097-007X</eissn><abstract>A scalable design method to perform multilevel network minimization targeting k‐input look‐up‐tables (k‐LUT) is proposed. It contributes toward the big size logic design theory and application. The method is based on the resubstitution which is formulated and solved as a covering task: A node function, which depends on an input selected for the resubstitution, is split into a set of dichotomies. The selected input is removed, and the minimal set of inputs to cover the dichotomies are sought. The resubstitution procedure runs on top of the k‐LUT network produced by existing synthesis tools (SIS, ABC). Scalability is achieved by the extraction of windows, which satisfy given constraints (number of inputs, nodes, etc.). The window logic is described using the proposed extended programmable logic array (PLA) table, which contains information about don't cares. Experiments show that the best networks obtained using SIS and ABC can be further improved by applying our method. Also, big benchmarks from the EPFL library are processed, and for almost half of them, improvements are achieved. A scalable design method to perform multilevel network minimization targeting k‐input look‐up‐tables is proposed. The method is based on the resubstitution which is formulated and solved as a covering task. Scalability is achieved by the extraction of windows, and window logic is described using the proposed extended PLA table.</abstract><cop>Bognor Regis</cop><pub>Wiley Subscription Services, Inc</pub><doi>10.1002/cta.3086</doi><tpages>14</tpages><orcidid>https://orcid.org/0000-0001-9596-1506</orcidid></addata></record>
fulltext fulltext
identifier ISSN: 0098-9886
ispartof International journal of circuit theory and applications, 2021-08, Vol.49 (8), p.2411-2424
issn 0098-9886
1097-007X
language eng
recordid cdi_proquest_journals_2560156362
source Wiley Online Library Journals Frontfile Complete
subjects Boolean algebra
Boolean function
decomposition
Dichotomies
Logic design
look‐up‐table‐LUT
Programmable logic arrays
reconfigurable hardware
resubstitution
title Resubstitution method for big size Boolean logic design targeting look‐up‐table implementation
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-18T10%3A31%3A49IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_cross&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Resubstitution%20method%20for%20big%20size%20Boolean%20logic%20design%20targeting%20look%E2%80%90up%E2%80%90table%20implementation&rft.jtitle=International%20journal%20of%20circuit%20theory%20and%20applications&rft.au=Lemberski,%20Igor&rft.date=2021-08&rft.volume=49&rft.issue=8&rft.spage=2411&rft.epage=2424&rft.pages=2411-2424&rft.issn=0098-9886&rft.eissn=1097-007X&rft_id=info:doi/10.1002/cta.3086&rft_dat=%3Cproquest_cross%3E2560156362%3C/proquest_cross%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=2560156362&rft_id=info:pmid/&rfr_iscdi=true