Next-generation ferroelectric domain-wall memories: principle and architecture

The downscaling of commercial one-transistor–one capacitor ferroelectric memory cells is limited by the available signal window for the use of a charge integration readout technique. However, the erasable conducting charged walls that occur in insulating ferroelectrics can be used to read the bipola...

Ausführliche Beschreibung