LCHR-TSV: Novel Low Cost and Highly Repairable Honeycomb-Based TSV Redundancy Architecture for Clustered Faults

Due to the winding level of the thinned wafers and the surface roughness of silicon dies, the quality of through-silicon vias (TSVs) varies during the fabrication and bonding process. If one TSV exhibits a defect during its manufacturing process, the probability of multiple defects occurring in the...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE transactions on computer-aided design of integrated circuits and systems 2020-10, Vol.39 (10), p.2938-2951
Hauptverfasser: Ni, Tianming, Yao, Yao, Chang, Hao, Lu, Lin, Liang, Huaguo, Yan, Aibin, Huang, Zhengfeng, Wen, Xiaoqing
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 2951
container_issue 10
container_start_page 2938
container_title IEEE transactions on computer-aided design of integrated circuits and systems
container_volume 39
creator Ni, Tianming
Yao, Yao
Chang, Hao
Lu, Lin
Liang, Huaguo
Yan, Aibin
Huang, Zhengfeng
Wen, Xiaoqing
description Due to the winding level of the thinned wafers and the surface roughness of silicon dies, the quality of through-silicon vias (TSVs) varies during the fabrication and bonding process. If one TSV exhibits a defect during its manufacturing process, the probability of multiple defects occurring in the TSVs neighboring the faulty TSV increases, i.e., the TSV defects tend to be clustered, which significantly reduces the yield of 3-D integrated circuit. To resolve the clustered TSV faults, router-based, ring-based, group-based, and cellular-based redundant TSV (RTSV) architectures were proposed. However, the repair rate is low and the hardware overhead as well as delay overhead is high. In this article, we propose a honeycomb-based RTSV architecture to utilize the area and delay more efficiently as well as to maintain high yield. The simulation results show that the proposed architecture has a 99.84% repair rate for uniform faults and an 81.42% repair rate for highly clustered faults. The proposed design achieves a 51.66% reduction of hardware overhead compared with the router-based design and a 20.69%, 46.93%, 34.17%, and 11.15% reduction of total delay compared with ring-based, router-based, group-based, and cellular-based methods, respectively.
doi_str_mv 10.1109/TCAD.2019.2946243
format Article
fullrecord <record><control><sourceid>proquest_RIE</sourceid><recordid>TN_cdi_proquest_journals_2446058513</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>8862863</ieee_id><sourcerecordid>2446058513</sourcerecordid><originalsourceid>FETCH-LOGICAL-c359t-66c842a169dc39961b661ea3459352c35d0c43bdfb36230e65bf59871715e06a3</originalsourceid><addsrcrecordid>eNo9kE1Lw0AQQBdRsFZ_gHhZ8Jy638l6q9FaISjU6jVsNhObkmbrbqL035vS4mkO894MPISuKZlQSvTdMp0-ThihesK0UEzwEzSimseRoJKeohFhcRIREpNzdBHCmhAqJNMj5LJ0voiW75_3-NX9QIMz94tTFzps2hLP669Vs8ML2Jram6IBPHct7KzbFNGDCVDiwRzWZd-WprU7PPV2VXdgu94DrpzHadOHDvxAzkzfdOESnVWmCXB1nGP0MXtapvMoe3t-SadZZLnUXaSUTQQzVOnScq0VLZSiYLiQmks2MCWxghdlVXDFOAEli0rqJKYxlUCU4WN0e7i79e67h9Dla9f7dniZMyEUkYmkfKDogbLeheChyre-3hi_yynJ913zfdd83zU_dh2cm4NTA8A_nySKJYrzPyhCciw</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>2446058513</pqid></control><display><type>article</type><title>LCHR-TSV: Novel Low Cost and Highly Repairable Honeycomb-Based TSV Redundancy Architecture for Clustered Faults</title><source>IEEE Electronic Library (IEL)</source><creator>Ni, Tianming ; Yao, Yao ; Chang, Hao ; Lu, Lin ; Liang, Huaguo ; Yan, Aibin ; Huang, Zhengfeng ; Wen, Xiaoqing</creator><creatorcontrib>Ni, Tianming ; Yao, Yao ; Chang, Hao ; Lu, Lin ; Liang, Huaguo ; Yan, Aibin ; Huang, Zhengfeng ; Wen, Xiaoqing</creatorcontrib><description>Due to the winding level of the thinned wafers and the surface roughness of silicon dies, the quality of through-silicon vias (TSVs) varies during the fabrication and bonding process. If one TSV exhibits a defect during its manufacturing process, the probability of multiple defects occurring in the TSVs neighboring the faulty TSV increases, i.e., the TSV defects tend to be clustered, which significantly reduces the yield of 3-D integrated circuit. To resolve the clustered TSV faults, router-based, ring-based, group-based, and cellular-based redundant TSV (RTSV) architectures were proposed. However, the repair rate is low and the hardware overhead as well as delay overhead is high. In this article, we propose a honeycomb-based RTSV architecture to utilize the area and delay more efficiently as well as to maintain high yield. The simulation results show that the proposed architecture has a 99.84% repair rate for uniform faults and an 81.42% repair rate for highly clustered faults. The proposed design achieves a 51.66% reduction of hardware overhead compared with the router-based design and a 20.69%, 46.93%, 34.17%, and 11.15% reduction of total delay compared with ring-based, router-based, group-based, and cellular-based methods, respectively.</description><identifier>ISSN: 0278-0070</identifier><identifier>EISSN: 1937-4151</identifier><identifier>DOI: 10.1109/TCAD.2019.2946243</identifier><identifier>CODEN: ITCSDI</identifier><language>eng</language><publisher>New York: IEEE</publisher><subject>3-D integrated circuits (3D-ICs) ; Architecture ; Circuit faults ; clustered faults ; Computer architecture ; Defects ; Delay ; Delays ; Faults ; Hardware ; Integrated circuits ; Interconnections ; Maintenance engineering ; Redundancy ; redundancy architecture ; Repair ; Rings (mathematics) ; Surface roughness ; Through-silicon vias ; through-silicon vias (TSVs) ; yield</subject><ispartof>IEEE transactions on computer-aided design of integrated circuits and systems, 2020-10, Vol.39 (10), p.2938-2951</ispartof><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2020</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c359t-66c842a169dc39961b661ea3459352c35d0c43bdfb36230e65bf59871715e06a3</citedby><cites>FETCH-LOGICAL-c359t-66c842a169dc39961b661ea3459352c35d0c43bdfb36230e65bf59871715e06a3</cites><orcidid>0000-0001-8305-604X ; 0000-0001-6272-8660 ; 0000-0002-0307-7236 ; 0000-0003-0024-987X ; 0000-0002-6106-9613</orcidid></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/8862863$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,776,780,792,27901,27902,54733</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/8862863$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Ni, Tianming</creatorcontrib><creatorcontrib>Yao, Yao</creatorcontrib><creatorcontrib>Chang, Hao</creatorcontrib><creatorcontrib>Lu, Lin</creatorcontrib><creatorcontrib>Liang, Huaguo</creatorcontrib><creatorcontrib>Yan, Aibin</creatorcontrib><creatorcontrib>Huang, Zhengfeng</creatorcontrib><creatorcontrib>Wen, Xiaoqing</creatorcontrib><title>LCHR-TSV: Novel Low Cost and Highly Repairable Honeycomb-Based TSV Redundancy Architecture for Clustered Faults</title><title>IEEE transactions on computer-aided design of integrated circuits and systems</title><addtitle>TCAD</addtitle><description>Due to the winding level of the thinned wafers and the surface roughness of silicon dies, the quality of through-silicon vias (TSVs) varies during the fabrication and bonding process. If one TSV exhibits a defect during its manufacturing process, the probability of multiple defects occurring in the TSVs neighboring the faulty TSV increases, i.e., the TSV defects tend to be clustered, which significantly reduces the yield of 3-D integrated circuit. To resolve the clustered TSV faults, router-based, ring-based, group-based, and cellular-based redundant TSV (RTSV) architectures were proposed. However, the repair rate is low and the hardware overhead as well as delay overhead is high. In this article, we propose a honeycomb-based RTSV architecture to utilize the area and delay more efficiently as well as to maintain high yield. The simulation results show that the proposed architecture has a 99.84% repair rate for uniform faults and an 81.42% repair rate for highly clustered faults. The proposed design achieves a 51.66% reduction of hardware overhead compared with the router-based design and a 20.69%, 46.93%, 34.17%, and 11.15% reduction of total delay compared with ring-based, router-based, group-based, and cellular-based methods, respectively.</description><subject>3-D integrated circuits (3D-ICs)</subject><subject>Architecture</subject><subject>Circuit faults</subject><subject>clustered faults</subject><subject>Computer architecture</subject><subject>Defects</subject><subject>Delay</subject><subject>Delays</subject><subject>Faults</subject><subject>Hardware</subject><subject>Integrated circuits</subject><subject>Interconnections</subject><subject>Maintenance engineering</subject><subject>Redundancy</subject><subject>redundancy architecture</subject><subject>Repair</subject><subject>Rings (mathematics)</subject><subject>Surface roughness</subject><subject>Through-silicon vias</subject><subject>through-silicon vias (TSVs)</subject><subject>yield</subject><issn>0278-0070</issn><issn>1937-4151</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2020</creationdate><recordtype>article</recordtype><sourceid>RIE</sourceid><recordid>eNo9kE1Lw0AQQBdRsFZ_gHhZ8Jy638l6q9FaISjU6jVsNhObkmbrbqL035vS4mkO894MPISuKZlQSvTdMp0-ThihesK0UEzwEzSimseRoJKeohFhcRIREpNzdBHCmhAqJNMj5LJ0voiW75_3-NX9QIMz94tTFzps2hLP669Vs8ML2Jram6IBPHct7KzbFNGDCVDiwRzWZd-WprU7PPV2VXdgu94DrpzHadOHDvxAzkzfdOESnVWmCXB1nGP0MXtapvMoe3t-SadZZLnUXaSUTQQzVOnScq0VLZSiYLiQmks2MCWxghdlVXDFOAEli0rqJKYxlUCU4WN0e7i79e67h9Dla9f7dniZMyEUkYmkfKDogbLeheChyre-3hi_yynJ913zfdd83zU_dh2cm4NTA8A_nySKJYrzPyhCciw</recordid><startdate>20201001</startdate><enddate>20201001</enddate><creator>Ni, Tianming</creator><creator>Yao, Yao</creator><creator>Chang, Hao</creator><creator>Lu, Lin</creator><creator>Liang, Huaguo</creator><creator>Yan, Aibin</creator><creator>Huang, Zhengfeng</creator><creator>Wen, Xiaoqing</creator><general>IEEE</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>97E</scope><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SC</scope><scope>7SP</scope><scope>8FD</scope><scope>JQ2</scope><scope>L7M</scope><scope>L~C</scope><scope>L~D</scope><orcidid>https://orcid.org/0000-0001-8305-604X</orcidid><orcidid>https://orcid.org/0000-0001-6272-8660</orcidid><orcidid>https://orcid.org/0000-0002-0307-7236</orcidid><orcidid>https://orcid.org/0000-0003-0024-987X</orcidid><orcidid>https://orcid.org/0000-0002-6106-9613</orcidid></search><sort><creationdate>20201001</creationdate><title>LCHR-TSV: Novel Low Cost and Highly Repairable Honeycomb-Based TSV Redundancy Architecture for Clustered Faults</title><author>Ni, Tianming ; Yao, Yao ; Chang, Hao ; Lu, Lin ; Liang, Huaguo ; Yan, Aibin ; Huang, Zhengfeng ; Wen, Xiaoqing</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c359t-66c842a169dc39961b661ea3459352c35d0c43bdfb36230e65bf59871715e06a3</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2020</creationdate><topic>3-D integrated circuits (3D-ICs)</topic><topic>Architecture</topic><topic>Circuit faults</topic><topic>clustered faults</topic><topic>Computer architecture</topic><topic>Defects</topic><topic>Delay</topic><topic>Delays</topic><topic>Faults</topic><topic>Hardware</topic><topic>Integrated circuits</topic><topic>Interconnections</topic><topic>Maintenance engineering</topic><topic>Redundancy</topic><topic>redundancy architecture</topic><topic>Repair</topic><topic>Rings (mathematics)</topic><topic>Surface roughness</topic><topic>Through-silicon vias</topic><topic>through-silicon vias (TSVs)</topic><topic>yield</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Ni, Tianming</creatorcontrib><creatorcontrib>Yao, Yao</creatorcontrib><creatorcontrib>Chang, Hao</creatorcontrib><creatorcontrib>Lu, Lin</creatorcontrib><creatorcontrib>Liang, Huaguo</creatorcontrib><creatorcontrib>Yan, Aibin</creatorcontrib><creatorcontrib>Huang, Zhengfeng</creatorcontrib><creatorcontrib>Wen, Xiaoqing</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE Electronic Library (IEL)</collection><collection>CrossRef</collection><collection>Computer and Information Systems Abstracts</collection><collection>Electronics &amp; Communications Abstracts</collection><collection>Technology Research Database</collection><collection>ProQuest Computer Science Collection</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Computer and Information Systems Abstracts – Academic</collection><collection>Computer and Information Systems Abstracts Professional</collection><jtitle>IEEE transactions on computer-aided design of integrated circuits and systems</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Ni, Tianming</au><au>Yao, Yao</au><au>Chang, Hao</au><au>Lu, Lin</au><au>Liang, Huaguo</au><au>Yan, Aibin</au><au>Huang, Zhengfeng</au><au>Wen, Xiaoqing</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>LCHR-TSV: Novel Low Cost and Highly Repairable Honeycomb-Based TSV Redundancy Architecture for Clustered Faults</atitle><jtitle>IEEE transactions on computer-aided design of integrated circuits and systems</jtitle><stitle>TCAD</stitle><date>2020-10-01</date><risdate>2020</risdate><volume>39</volume><issue>10</issue><spage>2938</spage><epage>2951</epage><pages>2938-2951</pages><issn>0278-0070</issn><eissn>1937-4151</eissn><coden>ITCSDI</coden><abstract>Due to the winding level of the thinned wafers and the surface roughness of silicon dies, the quality of through-silicon vias (TSVs) varies during the fabrication and bonding process. If one TSV exhibits a defect during its manufacturing process, the probability of multiple defects occurring in the TSVs neighboring the faulty TSV increases, i.e., the TSV defects tend to be clustered, which significantly reduces the yield of 3-D integrated circuit. To resolve the clustered TSV faults, router-based, ring-based, group-based, and cellular-based redundant TSV (RTSV) architectures were proposed. However, the repair rate is low and the hardware overhead as well as delay overhead is high. In this article, we propose a honeycomb-based RTSV architecture to utilize the area and delay more efficiently as well as to maintain high yield. The simulation results show that the proposed architecture has a 99.84% repair rate for uniform faults and an 81.42% repair rate for highly clustered faults. The proposed design achieves a 51.66% reduction of hardware overhead compared with the router-based design and a 20.69%, 46.93%, 34.17%, and 11.15% reduction of total delay compared with ring-based, router-based, group-based, and cellular-based methods, respectively.</abstract><cop>New York</cop><pub>IEEE</pub><doi>10.1109/TCAD.2019.2946243</doi><tpages>14</tpages><orcidid>https://orcid.org/0000-0001-8305-604X</orcidid><orcidid>https://orcid.org/0000-0001-6272-8660</orcidid><orcidid>https://orcid.org/0000-0002-0307-7236</orcidid><orcidid>https://orcid.org/0000-0003-0024-987X</orcidid><orcidid>https://orcid.org/0000-0002-6106-9613</orcidid></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 0278-0070
ispartof IEEE transactions on computer-aided design of integrated circuits and systems, 2020-10, Vol.39 (10), p.2938-2951
issn 0278-0070
1937-4151
language eng
recordid cdi_proquest_journals_2446058513
source IEEE Electronic Library (IEL)
subjects 3-D integrated circuits (3D-ICs)
Architecture
Circuit faults
clustered faults
Computer architecture
Defects
Delay
Delays
Faults
Hardware
Integrated circuits
Interconnections
Maintenance engineering
Redundancy
redundancy architecture
Repair
Rings (mathematics)
Surface roughness
Through-silicon vias
through-silicon vias (TSVs)
yield
title LCHR-TSV: Novel Low Cost and Highly Repairable Honeycomb-Based TSV Redundancy Architecture for Clustered Faults
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-07T04%3A33%3A56IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=LCHR-TSV:%20Novel%20Low%20Cost%20and%20Highly%20Repairable%20Honeycomb-Based%20TSV%20Redundancy%20Architecture%20for%20Clustered%20Faults&rft.jtitle=IEEE%20transactions%20on%20computer-aided%20design%20of%20integrated%20circuits%20and%20systems&rft.au=Ni,%20Tianming&rft.date=2020-10-01&rft.volume=39&rft.issue=10&rft.spage=2938&rft.epage=2951&rft.pages=2938-2951&rft.issn=0278-0070&rft.eissn=1937-4151&rft.coden=ITCSDI&rft_id=info:doi/10.1109/TCAD.2019.2946243&rft_dat=%3Cproquest_RIE%3E2446058513%3C/proquest_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=2446058513&rft_id=info:pmid/&rft_ieee_id=8862863&rfr_iscdi=true