T-S Dynamic Fault Tree Analysis Method

DUGAN dynamic fault tree is composed of static subtree and dynamic subtree. The static subtree is traditional fault tree, which uses traditional logic gates such as AND, OR gate and so on to describe static failure behaviors. The dynamic subtree uses dynamic logic gates such as the priority AND gate...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:Ji xie gong cheng xue bao 2019-01, Vol.55 (16), p.17
Hauptverfasser: Yao, Chengyu, Rao, Leqing, Chen, Dongning, Hou, Xin, Lü, Shijun, Yu, Chuanyu
Format: Artikel
Sprache:chi
Schlagworte:
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue 16
container_start_page 17
container_title Ji xie gong cheng xue bao
container_volume 55
creator Yao, Chengyu
Rao, Leqing
Chen, Dongning
Hou, Xin
Lü, Shijun
Yu, Chuanyu
description DUGAN dynamic fault tree is composed of static subtree and dynamic subtree. The static subtree is traditional fault tree, which uses traditional logic gates such as AND, OR gate and so on to describe static failure behaviors. The dynamic subtree uses dynamic logic gates such as the priority AND gate, the functional dependency gate, the sequence enforcing gate, the spare gate and so on to describe dynamic failure behaviors. Compared with traditional fault tree, T-S fault tree can describe any combinational and multi-state static failure behaviors, but it still can not describe the system consisting of dynamic failure behaviors. To improve the ability to describe combination of any static and dynamic failure behaviors, T-S dynamic fault tree analysis method is proposed. First, T-S dynamic gate that describes static and dynamic logic relationship is defined and construction method of T-S dynamic gate rule including time state rule and event occurrence rule is proposed and T-S dynamic fault tree analysis and calc
format Article
fullrecord <record><control><sourceid>proquest</sourceid><recordid>TN_cdi_proquest_journals_2305790467</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>2305790467</sourcerecordid><originalsourceid>FETCH-proquest_journals_23057904673</originalsourceid><addsrcrecordid>eNpjYeA0MDU31zUzszDjYOAtLs5MMjA0NjI3MjU14WRQC9ENVnCpzEvMzUxWcEsszSlRCClKTVVwzEvMqSzOLFbwTS3JyE_hYWBNS8wpTuWF0twMym6uIc4eugVF-YWlqcUl8Vn5pUVAPcXxRsZA6ywNTMzMjYlTBQDsAS6x</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>2305790467</pqid></control><display><type>article</type><title>T-S Dynamic Fault Tree Analysis Method</title><source>Alma/SFX Local Collection</source><creator>Yao, Chengyu ; Rao, Leqing ; Chen, Dongning ; Hou, Xin ; Lü, Shijun ; Yu, Chuanyu</creator><creatorcontrib>Yao, Chengyu ; Rao, Leqing ; Chen, Dongning ; Hou, Xin ; Lü, Shijun ; Yu, Chuanyu</creatorcontrib><description>DUGAN dynamic fault tree is composed of static subtree and dynamic subtree. The static subtree is traditional fault tree, which uses traditional logic gates such as AND, OR gate and so on to describe static failure behaviors. The dynamic subtree uses dynamic logic gates such as the priority AND gate, the functional dependency gate, the sequence enforcing gate, the spare gate and so on to describe dynamic failure behaviors. Compared with traditional fault tree, T-S fault tree can describe any combinational and multi-state static failure behaviors, but it still can not describe the system consisting of dynamic failure behaviors. To improve the ability to describe combination of any static and dynamic failure behaviors, T-S dynamic fault tree analysis method is proposed. First, T-S dynamic gate that describes static and dynamic logic relationship is defined and construction method of T-S dynamic gate rule including time state rule and event occurrence rule is proposed and T-S dynamic fault tree analysis and calc</description><identifier>ISSN: 0577-6686</identifier><language>chi</language><publisher>Beijing: Chinese Mechanical Engineering Society (CMES)</publisher><subject>Algorithms ; Bayesian analysis ; Dependence ; Failure analysis ; Fault tree analysis ; Gates ; Hypotheses ; Logic circuits ; Markov chains ; Mathematical analysis</subject><ispartof>Ji xie gong cheng xue bao, 2019-01, Vol.55 (16), p.17</ispartof><rights>Copyright Chinese Mechanical Engineering Society (CMES) 2019</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><link.rule.ids>314,777,781</link.rule.ids></links><search><creatorcontrib>Yao, Chengyu</creatorcontrib><creatorcontrib>Rao, Leqing</creatorcontrib><creatorcontrib>Chen, Dongning</creatorcontrib><creatorcontrib>Hou, Xin</creatorcontrib><creatorcontrib>Lü, Shijun</creatorcontrib><creatorcontrib>Yu, Chuanyu</creatorcontrib><title>T-S Dynamic Fault Tree Analysis Method</title><title>Ji xie gong cheng xue bao</title><description>DUGAN dynamic fault tree is composed of static subtree and dynamic subtree. The static subtree is traditional fault tree, which uses traditional logic gates such as AND, OR gate and so on to describe static failure behaviors. The dynamic subtree uses dynamic logic gates such as the priority AND gate, the functional dependency gate, the sequence enforcing gate, the spare gate and so on to describe dynamic failure behaviors. Compared with traditional fault tree, T-S fault tree can describe any combinational and multi-state static failure behaviors, but it still can not describe the system consisting of dynamic failure behaviors. To improve the ability to describe combination of any static and dynamic failure behaviors, T-S dynamic fault tree analysis method is proposed. First, T-S dynamic gate that describes static and dynamic logic relationship is defined and construction method of T-S dynamic gate rule including time state rule and event occurrence rule is proposed and T-S dynamic fault tree analysis and calc</description><subject>Algorithms</subject><subject>Bayesian analysis</subject><subject>Dependence</subject><subject>Failure analysis</subject><subject>Fault tree analysis</subject><subject>Gates</subject><subject>Hypotheses</subject><subject>Logic circuits</subject><subject>Markov chains</subject><subject>Mathematical analysis</subject><issn>0577-6686</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2019</creationdate><recordtype>article</recordtype><recordid>eNpjYeA0MDU31zUzszDjYOAtLs5MMjA0NjI3MjU14WRQC9ENVnCpzEvMzUxWcEsszSlRCClKTVVwzEvMqSzOLFbwTS3JyE_hYWBNS8wpTuWF0twMym6uIc4eugVF-YWlqcUl8Vn5pUVAPcXxRsZA6ywNTMzMjYlTBQDsAS6x</recordid><startdate>20190101</startdate><enddate>20190101</enddate><creator>Yao, Chengyu</creator><creator>Rao, Leqing</creator><creator>Chen, Dongning</creator><creator>Hou, Xin</creator><creator>Lü, Shijun</creator><creator>Yu, Chuanyu</creator><general>Chinese Mechanical Engineering Society (CMES)</general><scope>7TB</scope><scope>8FD</scope><scope>FR3</scope><scope>H8D</scope><scope>L7M</scope></search><sort><creationdate>20190101</creationdate><title>T-S Dynamic Fault Tree Analysis Method</title><author>Yao, Chengyu ; Rao, Leqing ; Chen, Dongning ; Hou, Xin ; Lü, Shijun ; Yu, Chuanyu</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-proquest_journals_23057904673</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>chi</language><creationdate>2019</creationdate><topic>Algorithms</topic><topic>Bayesian analysis</topic><topic>Dependence</topic><topic>Failure analysis</topic><topic>Fault tree analysis</topic><topic>Gates</topic><topic>Hypotheses</topic><topic>Logic circuits</topic><topic>Markov chains</topic><topic>Mathematical analysis</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Yao, Chengyu</creatorcontrib><creatorcontrib>Rao, Leqing</creatorcontrib><creatorcontrib>Chen, Dongning</creatorcontrib><creatorcontrib>Hou, Xin</creatorcontrib><creatorcontrib>Lü, Shijun</creatorcontrib><creatorcontrib>Yu, Chuanyu</creatorcontrib><collection>Mechanical &amp; Transportation Engineering Abstracts</collection><collection>Technology Research Database</collection><collection>Engineering Research Database</collection><collection>Aerospace Database</collection><collection>Advanced Technologies Database with Aerospace</collection><jtitle>Ji xie gong cheng xue bao</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Yao, Chengyu</au><au>Rao, Leqing</au><au>Chen, Dongning</au><au>Hou, Xin</au><au>Lü, Shijun</au><au>Yu, Chuanyu</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>T-S Dynamic Fault Tree Analysis Method</atitle><jtitle>Ji xie gong cheng xue bao</jtitle><date>2019-01-01</date><risdate>2019</risdate><volume>55</volume><issue>16</issue><spage>17</spage><pages>17-</pages><issn>0577-6686</issn><abstract>DUGAN dynamic fault tree is composed of static subtree and dynamic subtree. The static subtree is traditional fault tree, which uses traditional logic gates such as AND, OR gate and so on to describe static failure behaviors. The dynamic subtree uses dynamic logic gates such as the priority AND gate, the functional dependency gate, the sequence enforcing gate, the spare gate and so on to describe dynamic failure behaviors. Compared with traditional fault tree, T-S fault tree can describe any combinational and multi-state static failure behaviors, but it still can not describe the system consisting of dynamic failure behaviors. To improve the ability to describe combination of any static and dynamic failure behaviors, T-S dynamic fault tree analysis method is proposed. First, T-S dynamic gate that describes static and dynamic logic relationship is defined and construction method of T-S dynamic gate rule including time state rule and event occurrence rule is proposed and T-S dynamic fault tree analysis and calc</abstract><cop>Beijing</cop><pub>Chinese Mechanical Engineering Society (CMES)</pub></addata></record>
fulltext fulltext
identifier ISSN: 0577-6686
ispartof Ji xie gong cheng xue bao, 2019-01, Vol.55 (16), p.17
issn 0577-6686
language chi
recordid cdi_proquest_journals_2305790467
source Alma/SFX Local Collection
subjects Algorithms
Bayesian analysis
Dependence
Failure analysis
Fault tree analysis
Gates
Hypotheses
Logic circuits
Markov chains
Mathematical analysis
title T-S Dynamic Fault Tree Analysis Method
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-18T14%3A47%3A09IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=T-S%20Dynamic%20Fault%20Tree%20Analysis%20Method&rft.jtitle=Ji%20xie%20gong%20cheng%20xue%20bao&rft.au=Yao,%20Chengyu&rft.date=2019-01-01&rft.volume=55&rft.issue=16&rft.spage=17&rft.pages=17-&rft.issn=0577-6686&rft_id=info:doi/&rft_dat=%3Cproquest%3E2305790467%3C/proquest%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=2305790467&rft_id=info:pmid/&rfr_iscdi=true