An Efficient Diagnosis-Aware ATPG Procedure to Enhance Diagnosis Resolution and Test Compaction

This paper proposes an efficient diagnosis-aware automatic test pattern generation (ATPG) procedure that can quickly identify equivalent-fault pairs and generate diagnosis patterns (DPs) for nonequivalent-fault pairs, where a (non)equivalent fault pair contains two stuck-at faults that are (non)equi...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE transactions on very large scale integration (VLSI) systems 2019-09, Vol.27 (9), p.2105-2118
Hauptverfasser: Wu, Cheng-Hung, Lee, Kuen-Jong, Reddy, Sudhakar M.
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 2118
container_issue 9
container_start_page 2105
container_title IEEE transactions on very large scale integration (VLSI) systems
container_volume 27
creator Wu, Cheng-Hung
Lee, Kuen-Jong
Reddy, Sudhakar M.
description This paper proposes an efficient diagnosis-aware automatic test pattern generation (ATPG) procedure that can quickly identify equivalent-fault pairs and generate diagnosis patterns (DPs) for nonequivalent-fault pairs, where a (non)equivalent fault pair contains two stuck-at faults that are (non)equivalent. The proposed procedure contains three main methods, which together can efficiently generate highly compacted DPs by using a conventional ATPG tool. First, an all-pairs at-a-time diagnosis pattern generation (AFPAT-DPG) method, which adopts user-defined fault models (UDFMs), is employed to quickly generate DPs for most fault pairs that cannot be distinguished by a given set of, typically fault detection, test patterns (TP). For those fault pairs that cannot be distinguished by AFPAT-DPG, a multipair diagnostic ATPG method (MP-DATPG) is used. MP-DATPG is a complete method in the sense that it can generate diagnosis tests for every distinguishable pair of faults or prove that the pair of faults is indistinguishable. However, due to back-track limits in test generation procedures, diagnosis test generation for some fault pairs may be aborted after the application of the two methods. For such fault pairs, a subcircuit analysis (SCA) method is applied to identify equivalent fault pairs among the aborted fault pairs by trimming the circuit under consideration into one that is much easier to process within the back-track limits of the test generation procedures. Experimental results show that the proposed procedure is the first work that distinguishes 100% of all fault pairs in all ISCAS'89 and IWLS'05 benchmark circuits and over 99.99% for all ITC'99 benchmark circuits using a conventional ATPG tool that generates tests to detect faults.
doi_str_mv 10.1109/TVLSI.2019.2919233
format Article
fullrecord <record><control><sourceid>proquest_RIE</sourceid><recordid>TN_cdi_proquest_journals_2279841528</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>8742768</ieee_id><sourcerecordid>2279841528</sourcerecordid><originalsourceid>FETCH-LOGICAL-c295t-131ef842aa6da1343f95d8972d3c2e8d4e76e1d76244276d7fd4f5a6a29ff3353</originalsourceid><addsrcrecordid>eNpFkF1LwzAUhoMoOKd_QG8CXrfmq01yWeacg4FDq7chNIl2bMlMWsR_b-uGnpvzwfuec3gAuMYoxxjJu_pt9bLMCcIyJxJLQukJmOCi4Jkc4nSoUUkzQTA6BxcpbRDCjEk0AarycO5c27TWd_C-1e8-pDZl1ZeOFlb1egHXMTTW9EPbBTj3H9o39l8Jn20K275rg4faG1jb1MFZ2O11M84uwZnT22SvjnkKXh_m9ewxWz0tlrNqlTVEFl2GKbZOMKJ1aTSmjDpZGCE5MbQhVhhmeWmx4SVhjPDScGeYK3SpiXSO0oJOwe1h7z6Gz374QW1CH_1wUhHCpWC4IGJQkYOqiSGlaJ3ax3an47fCSI0g1S9INYJUR5CD6eZgaq21fwbBx0cE_QGgC27j</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>2279841528</pqid></control><display><type>article</type><title>An Efficient Diagnosis-Aware ATPG Procedure to Enhance Diagnosis Resolution and Test Compaction</title><source>IEEE Electronic Library (IEL)</source><creator>Wu, Cheng-Hung ; Lee, Kuen-Jong ; Reddy, Sudhakar M.</creator><creatorcontrib>Wu, Cheng-Hung ; Lee, Kuen-Jong ; Reddy, Sudhakar M.</creatorcontrib><description>This paper proposes an efficient diagnosis-aware automatic test pattern generation (ATPG) procedure that can quickly identify equivalent-fault pairs and generate diagnosis patterns (DPs) for nonequivalent-fault pairs, where a (non)equivalent fault pair contains two stuck-at faults that are (non)equivalent. The proposed procedure contains three main methods, which together can efficiently generate highly compacted DPs by using a conventional ATPG tool. First, an all-pairs at-a-time diagnosis pattern generation (AFPAT-DPG) method, which adopts user-defined fault models (UDFMs), is employed to quickly generate DPs for most fault pairs that cannot be distinguished by a given set of, typically fault detection, test patterns (TP). For those fault pairs that cannot be distinguished by AFPAT-DPG, a multipair diagnostic ATPG method (MP-DATPG) is used. MP-DATPG is a complete method in the sense that it can generate diagnosis tests for every distinguishable pair of faults or prove that the pair of faults is indistinguishable. However, due to back-track limits in test generation procedures, diagnosis test generation for some fault pairs may be aborted after the application of the two methods. For such fault pairs, a subcircuit analysis (SCA) method is applied to identify equivalent fault pairs among the aborted fault pairs by trimming the circuit under consideration into one that is much easier to process within the back-track limits of the test generation procedures. Experimental results show that the proposed procedure is the first work that distinguishes 100% of all fault pairs in all ISCAS'89 and IWLS'05 benchmark circuits and over 99.99% for all ITC'99 benchmark circuits using a conventional ATPG tool that generates tests to detect faults.</description><identifier>ISSN: 1063-8210</identifier><identifier>EISSN: 1557-9999</identifier><identifier>DOI: 10.1109/TVLSI.2019.2919233</identifier><identifier>CODEN: IEVSE9</identifier><language>eng</language><publisher>New York: IEEE</publisher><subject>Benchmarks ; Circuit faults ; Circuits ; Compaction ; Diagnosis pattern generation (DPG) ; Diagnostic systems ; Equivalence ; Fault detection ; Fault diagnosis ; Integrated circuit modeling ; multipairs (MP) diagnosis ; Multiplexing ; Pattern generation ; stuck-at faults ; Test pattern generators ; Test systems</subject><ispartof>IEEE transactions on very large scale integration (VLSI) systems, 2019-09, Vol.27 (9), p.2105-2118</ispartof><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2019</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c295t-131ef842aa6da1343f95d8972d3c2e8d4e76e1d76244276d7fd4f5a6a29ff3353</citedby><cites>FETCH-LOGICAL-c295t-131ef842aa6da1343f95d8972d3c2e8d4e76e1d76244276d7fd4f5a6a29ff3353</cites><orcidid>0000-0002-0475-5756 ; 0000-0001-9208-8262 ; 0000-0002-6690-0074</orcidid></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/8742768$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,776,780,792,27901,27902,54733</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/8742768$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Wu, Cheng-Hung</creatorcontrib><creatorcontrib>Lee, Kuen-Jong</creatorcontrib><creatorcontrib>Reddy, Sudhakar M.</creatorcontrib><title>An Efficient Diagnosis-Aware ATPG Procedure to Enhance Diagnosis Resolution and Test Compaction</title><title>IEEE transactions on very large scale integration (VLSI) systems</title><addtitle>TVLSI</addtitle><description>This paper proposes an efficient diagnosis-aware automatic test pattern generation (ATPG) procedure that can quickly identify equivalent-fault pairs and generate diagnosis patterns (DPs) for nonequivalent-fault pairs, where a (non)equivalent fault pair contains two stuck-at faults that are (non)equivalent. The proposed procedure contains three main methods, which together can efficiently generate highly compacted DPs by using a conventional ATPG tool. First, an all-pairs at-a-time diagnosis pattern generation (AFPAT-DPG) method, which adopts user-defined fault models (UDFMs), is employed to quickly generate DPs for most fault pairs that cannot be distinguished by a given set of, typically fault detection, test patterns (TP). For those fault pairs that cannot be distinguished by AFPAT-DPG, a multipair diagnostic ATPG method (MP-DATPG) is used. MP-DATPG is a complete method in the sense that it can generate diagnosis tests for every distinguishable pair of faults or prove that the pair of faults is indistinguishable. However, due to back-track limits in test generation procedures, diagnosis test generation for some fault pairs may be aborted after the application of the two methods. For such fault pairs, a subcircuit analysis (SCA) method is applied to identify equivalent fault pairs among the aborted fault pairs by trimming the circuit under consideration into one that is much easier to process within the back-track limits of the test generation procedures. Experimental results show that the proposed procedure is the first work that distinguishes 100% of all fault pairs in all ISCAS'89 and IWLS'05 benchmark circuits and over 99.99% for all ITC'99 benchmark circuits using a conventional ATPG tool that generates tests to detect faults.</description><subject>Benchmarks</subject><subject>Circuit faults</subject><subject>Circuits</subject><subject>Compaction</subject><subject>Diagnosis pattern generation (DPG)</subject><subject>Diagnostic systems</subject><subject>Equivalence</subject><subject>Fault detection</subject><subject>Fault diagnosis</subject><subject>Integrated circuit modeling</subject><subject>multipairs (MP) diagnosis</subject><subject>Multiplexing</subject><subject>Pattern generation</subject><subject>stuck-at faults</subject><subject>Test pattern generators</subject><subject>Test systems</subject><issn>1063-8210</issn><issn>1557-9999</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2019</creationdate><recordtype>article</recordtype><sourceid>RIE</sourceid><recordid>eNpFkF1LwzAUhoMoOKd_QG8CXrfmq01yWeacg4FDq7chNIl2bMlMWsR_b-uGnpvzwfuec3gAuMYoxxjJu_pt9bLMCcIyJxJLQukJmOCi4Jkc4nSoUUkzQTA6BxcpbRDCjEk0AarycO5c27TWd_C-1e8-pDZl1ZeOFlb1egHXMTTW9EPbBTj3H9o39l8Jn20K275rg4faG1jb1MFZ2O11M84uwZnT22SvjnkKXh_m9ewxWz0tlrNqlTVEFl2GKbZOMKJ1aTSmjDpZGCE5MbQhVhhmeWmx4SVhjPDScGeYK3SpiXSO0oJOwe1h7z6Gz374QW1CH_1wUhHCpWC4IGJQkYOqiSGlaJ3ax3an47fCSI0g1S9INYJUR5CD6eZgaq21fwbBx0cE_QGgC27j</recordid><startdate>20190901</startdate><enddate>20190901</enddate><creator>Wu, Cheng-Hung</creator><creator>Lee, Kuen-Jong</creator><creator>Reddy, Sudhakar M.</creator><general>IEEE</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>97E</scope><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SP</scope><scope>8FD</scope><scope>L7M</scope><orcidid>https://orcid.org/0000-0002-0475-5756</orcidid><orcidid>https://orcid.org/0000-0001-9208-8262</orcidid><orcidid>https://orcid.org/0000-0002-6690-0074</orcidid></search><sort><creationdate>20190901</creationdate><title>An Efficient Diagnosis-Aware ATPG Procedure to Enhance Diagnosis Resolution and Test Compaction</title><author>Wu, Cheng-Hung ; Lee, Kuen-Jong ; Reddy, Sudhakar M.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c295t-131ef842aa6da1343f95d8972d3c2e8d4e76e1d76244276d7fd4f5a6a29ff3353</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2019</creationdate><topic>Benchmarks</topic><topic>Circuit faults</topic><topic>Circuits</topic><topic>Compaction</topic><topic>Diagnosis pattern generation (DPG)</topic><topic>Diagnostic systems</topic><topic>Equivalence</topic><topic>Fault detection</topic><topic>Fault diagnosis</topic><topic>Integrated circuit modeling</topic><topic>multipairs (MP) diagnosis</topic><topic>Multiplexing</topic><topic>Pattern generation</topic><topic>stuck-at faults</topic><topic>Test pattern generators</topic><topic>Test systems</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Wu, Cheng-Hung</creatorcontrib><creatorcontrib>Lee, Kuen-Jong</creatorcontrib><creatorcontrib>Reddy, Sudhakar M.</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE Electronic Library (IEL)</collection><collection>CrossRef</collection><collection>Electronics &amp; Communications Abstracts</collection><collection>Technology Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection><jtitle>IEEE transactions on very large scale integration (VLSI) systems</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Wu, Cheng-Hung</au><au>Lee, Kuen-Jong</au><au>Reddy, Sudhakar M.</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>An Efficient Diagnosis-Aware ATPG Procedure to Enhance Diagnosis Resolution and Test Compaction</atitle><jtitle>IEEE transactions on very large scale integration (VLSI) systems</jtitle><stitle>TVLSI</stitle><date>2019-09-01</date><risdate>2019</risdate><volume>27</volume><issue>9</issue><spage>2105</spage><epage>2118</epage><pages>2105-2118</pages><issn>1063-8210</issn><eissn>1557-9999</eissn><coden>IEVSE9</coden><abstract>This paper proposes an efficient diagnosis-aware automatic test pattern generation (ATPG) procedure that can quickly identify equivalent-fault pairs and generate diagnosis patterns (DPs) for nonequivalent-fault pairs, where a (non)equivalent fault pair contains two stuck-at faults that are (non)equivalent. The proposed procedure contains three main methods, which together can efficiently generate highly compacted DPs by using a conventional ATPG tool. First, an all-pairs at-a-time diagnosis pattern generation (AFPAT-DPG) method, which adopts user-defined fault models (UDFMs), is employed to quickly generate DPs for most fault pairs that cannot be distinguished by a given set of, typically fault detection, test patterns (TP). For those fault pairs that cannot be distinguished by AFPAT-DPG, a multipair diagnostic ATPG method (MP-DATPG) is used. MP-DATPG is a complete method in the sense that it can generate diagnosis tests for every distinguishable pair of faults or prove that the pair of faults is indistinguishable. However, due to back-track limits in test generation procedures, diagnosis test generation for some fault pairs may be aborted after the application of the two methods. For such fault pairs, a subcircuit analysis (SCA) method is applied to identify equivalent fault pairs among the aborted fault pairs by trimming the circuit under consideration into one that is much easier to process within the back-track limits of the test generation procedures. Experimental results show that the proposed procedure is the first work that distinguishes 100% of all fault pairs in all ISCAS'89 and IWLS'05 benchmark circuits and over 99.99% for all ITC'99 benchmark circuits using a conventional ATPG tool that generates tests to detect faults.</abstract><cop>New York</cop><pub>IEEE</pub><doi>10.1109/TVLSI.2019.2919233</doi><tpages>14</tpages><orcidid>https://orcid.org/0000-0002-0475-5756</orcidid><orcidid>https://orcid.org/0000-0001-9208-8262</orcidid><orcidid>https://orcid.org/0000-0002-6690-0074</orcidid></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 1063-8210
ispartof IEEE transactions on very large scale integration (VLSI) systems, 2019-09, Vol.27 (9), p.2105-2118
issn 1063-8210
1557-9999
language eng
recordid cdi_proquest_journals_2279841528
source IEEE Electronic Library (IEL)
subjects Benchmarks
Circuit faults
Circuits
Compaction
Diagnosis pattern generation (DPG)
Diagnostic systems
Equivalence
Fault detection
Fault diagnosis
Integrated circuit modeling
multipairs (MP) diagnosis
Multiplexing
Pattern generation
stuck-at faults
Test pattern generators
Test systems
title An Efficient Diagnosis-Aware ATPG Procedure to Enhance Diagnosis Resolution and Test Compaction
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-04T20%3A33%3A30IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=An%20Efficient%20Diagnosis-Aware%20ATPG%20Procedure%20to%20Enhance%20Diagnosis%20Resolution%20and%20Test%20Compaction&rft.jtitle=IEEE%20transactions%20on%20very%20large%20scale%20integration%20(VLSI)%20systems&rft.au=Wu,%20Cheng-Hung&rft.date=2019-09-01&rft.volume=27&rft.issue=9&rft.spage=2105&rft.epage=2118&rft.pages=2105-2118&rft.issn=1063-8210&rft.eissn=1557-9999&rft.coden=IEVSE9&rft_id=info:doi/10.1109/TVLSI.2019.2919233&rft_dat=%3Cproquest_RIE%3E2279841528%3C/proquest_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=2279841528&rft_id=info:pmid/&rft_ieee_id=8742768&rfr_iscdi=true