Improve performance of the digital sinusoidal generator in FPGA by memory usage optimization
This paper presented the improvement in the performance of the digital sinusoidal signal generator, which was implemented in FPGA, by optimizing the usage of the available memory onboard. The sine wave was generated by using a Lookup Table method, where its pre-calculated values were stored in the o...
Gespeichert in:
Veröffentlicht in: | International journal of electrical and computer engineering (Malacca, Malacca) Malacca), 2019-06, Vol.9 (3), p.1742 |
---|---|
Hauptverfasser: | , , , |
Format: | Artikel |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Schreiben Sie den ersten Kommentar!