Improve performance of the digital sinusoidal generator in FPGA by memory usage optimization
This paper presented the improvement in the performance of the digital sinusoidal signal generator, which was implemented in FPGA, by optimizing the usage of the available memory onboard. The sine wave was generated by using a Lookup Table method, where its pre-calculated values were stored in the o...
Gespeichert in:
| Veröffentlicht in: | International journal of electrical and computer engineering (Malacca, Malacca) Malacca), 2019-06, Vol.9 (3), p.1742 |
|---|---|
| Hauptverfasser: | , , , |
| Format: | Artikel |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | 3 |
| container_start_page | 1742 |
| container_title | International journal of electrical and computer engineering (Malacca, Malacca) |
| container_volume | 9 |
| creator | Jidin, Aiman Zakwan Mahzan, Irna Nadira A. Subki, A. Shamsul Rahimi Wan Hassan, Wan Haszerila |
| description | This paper presented the improvement in the performance of the digital sinusoidal signal generator, which was implemented in FPGA, by optimizing the usage of the available memory onboard. The sine wave was generated by using a Lookup Table method, where its pre-calculated values were stored in the onboard memory, and its frequency can be adjustable by changing the incremental step value of the memory address. In this proposed research, the memory stores only 25000 samples of the first quarter from a period of a sine wave and thus, the output signal accuracy was increased and the output frequency range was expanded, compared to the previous research. The proposed design was successfully developed and implemented in ALTERA Cyclone III DE0 FPGA Development Board, and its functionality was validated via functional simulation in Modelsim and also hardware experimental results observation in SignalTap II. |
| doi_str_mv | 10.11591/ijece.v9i3.pp1742-1749 |
| format | Article |
| fullrecord | <record><control><sourceid>proquest_cross</sourceid><recordid>TN_cdi_proquest_journals_2201006353</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>2201006353</sourcerecordid><originalsourceid>FETCH-LOGICAL-c200t-6138320b3e00df826d2bcd97afc17494938048de6e377a4e0fe2cb575467f4fd3</originalsourceid><addsrcrecordid>eNpNkD1PwzAQhi0EEhX0N2CJOeVsJ7EzVhUtlSrBABuS5STn4qqJg51UKr-etGXghrt3eO_rIeSBwYyxrGBPbocVzg6FE7OuYzLlyZiKKzLhoFSiJKjrf_qWTGPcwRgqz3mRTcjnuumCPyDtMFgfGtNWSL2l_RfS2m1db_Y0unaI3tWj3GKLwfQ-UNfS5dtqTssjbbDx4UiHaLZjb9e7xv2Y3vn2ntxYs484_at35GP5_L54STavq_VivkkqDtAnORNKcCgFAtRW8bzmZVUX0tjq9ExaCAWpqjFHIaVJESzyqsxklubSprYWd-TxMnd85XvA2OudH0I7rtScAwPIRSZGl7y4quBjDGh1F1xjwlEz0Gea-kxTn2jqC019OkD8AkC5a7k</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>2201006353</pqid></control><display><type>article</type><title>Improve performance of the digital sinusoidal generator in FPGA by memory usage optimization</title><source>EZB-FREE-00999 freely available EZB journals</source><creator>Jidin, Aiman Zakwan ; Mahzan, Irna Nadira ; A. Subki, A. Shamsul Rahimi ; Wan Hassan, Wan Haszerila</creator><creatorcontrib>Jidin, Aiman Zakwan ; Mahzan, Irna Nadira ; A. Subki, A. Shamsul Rahimi ; Wan Hassan, Wan Haszerila</creatorcontrib><description>This paper presented the improvement in the performance of the digital sinusoidal signal generator, which was implemented in FPGA, by optimizing the usage of the available memory onboard. The sine wave was generated by using a Lookup Table method, where its pre-calculated values were stored in the onboard memory, and its frequency can be adjustable by changing the incremental step value of the memory address. In this proposed research, the memory stores only 25000 samples of the first quarter from a period of a sine wave and thus, the output signal accuracy was increased and the output frequency range was expanded, compared to the previous research. The proposed design was successfully developed and implemented in ALTERA Cyclone III DE0 FPGA Development Board, and its functionality was validated via functional simulation in Modelsim and also hardware experimental results observation in SignalTap II.</description><identifier>ISSN: 2088-8708</identifier><identifier>EISSN: 2088-8708</identifier><identifier>DOI: 10.11591/ijece.v9i3.pp1742-1749</identifier><language>eng</language><publisher>Yogyakarta: IAES Institute of Advanced Engineering and Science</publisher><subject>Computer simulation ; Cyclones ; Frequency ranges ; Lookup tables ; Optimization ; Performance enhancement ; Signal generators ; Sine waves</subject><ispartof>International journal of electrical and computer engineering (Malacca, Malacca), 2019-06, Vol.9 (3), p.1742</ispartof><rights>Copyright IAES Institute of Advanced Engineering and Science Jun 2019</rights><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c200t-6138320b3e00df826d2bcd97afc17494938048de6e377a4e0fe2cb575467f4fd3</citedby></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><link.rule.ids>314,780,784,27924,27925</link.rule.ids></links><search><creatorcontrib>Jidin, Aiman Zakwan</creatorcontrib><creatorcontrib>Mahzan, Irna Nadira</creatorcontrib><creatorcontrib>A. Subki, A. Shamsul Rahimi</creatorcontrib><creatorcontrib>Wan Hassan, Wan Haszerila</creatorcontrib><title>Improve performance of the digital sinusoidal generator in FPGA by memory usage optimization</title><title>International journal of electrical and computer engineering (Malacca, Malacca)</title><description>This paper presented the improvement in the performance of the digital sinusoidal signal generator, which was implemented in FPGA, by optimizing the usage of the available memory onboard. The sine wave was generated by using a Lookup Table method, where its pre-calculated values were stored in the onboard memory, and its frequency can be adjustable by changing the incremental step value of the memory address. In this proposed research, the memory stores only 25000 samples of the first quarter from a period of a sine wave and thus, the output signal accuracy was increased and the output frequency range was expanded, compared to the previous research. The proposed design was successfully developed and implemented in ALTERA Cyclone III DE0 FPGA Development Board, and its functionality was validated via functional simulation in Modelsim and also hardware experimental results observation in SignalTap II.</description><subject>Computer simulation</subject><subject>Cyclones</subject><subject>Frequency ranges</subject><subject>Lookup tables</subject><subject>Optimization</subject><subject>Performance enhancement</subject><subject>Signal generators</subject><subject>Sine waves</subject><issn>2088-8708</issn><issn>2088-8708</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2019</creationdate><recordtype>article</recordtype><sourceid>ABUWG</sourceid><sourceid>AFKRA</sourceid><sourceid>AZQEC</sourceid><sourceid>BENPR</sourceid><sourceid>CCPQU</sourceid><sourceid>DWQXO</sourceid><sourceid>GNUQQ</sourceid><recordid>eNpNkD1PwzAQhi0EEhX0N2CJOeVsJ7EzVhUtlSrBABuS5STn4qqJg51UKr-etGXghrt3eO_rIeSBwYyxrGBPbocVzg6FE7OuYzLlyZiKKzLhoFSiJKjrf_qWTGPcwRgqz3mRTcjnuumCPyDtMFgfGtNWSL2l_RfS2m1db_Y0unaI3tWj3GKLwfQ-UNfS5dtqTssjbbDx4UiHaLZjb9e7xv2Y3vn2ntxYs484_at35GP5_L54STavq_VivkkqDtAnORNKcCgFAtRW8bzmZVUX0tjq9ExaCAWpqjFHIaVJESzyqsxklubSprYWd-TxMnd85XvA2OudH0I7rtScAwPIRSZGl7y4quBjDGh1F1xjwlEz0Gea-kxTn2jqC019OkD8AkC5a7k</recordid><startdate>20190601</startdate><enddate>20190601</enddate><creator>Jidin, Aiman Zakwan</creator><creator>Mahzan, Irna Nadira</creator><creator>A. Subki, A. Shamsul Rahimi</creator><creator>Wan Hassan, Wan Haszerila</creator><general>IAES Institute of Advanced Engineering and Science</general><scope>AAYXX</scope><scope>CITATION</scope><scope>8FE</scope><scope>8FG</scope><scope>ABJCF</scope><scope>ABUWG</scope><scope>AFKRA</scope><scope>ARAPS</scope><scope>AZQEC</scope><scope>BENPR</scope><scope>BGLVJ</scope><scope>BVBZV</scope><scope>CCPQU</scope><scope>DWQXO</scope><scope>GNUQQ</scope><scope>HCIFZ</scope><scope>JQ2</scope><scope>K7-</scope><scope>L6V</scope><scope>M7S</scope><scope>P5Z</scope><scope>P62</scope><scope>PQEST</scope><scope>PQQKQ</scope><scope>PQUKI</scope><scope>PRINS</scope><scope>PTHSS</scope></search><sort><creationdate>20190601</creationdate><title>Improve performance of the digital sinusoidal generator in FPGA by memory usage optimization</title><author>Jidin, Aiman Zakwan ; Mahzan, Irna Nadira ; A. Subki, A. Shamsul Rahimi ; Wan Hassan, Wan Haszerila</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c200t-6138320b3e00df826d2bcd97afc17494938048de6e377a4e0fe2cb575467f4fd3</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2019</creationdate><topic>Computer simulation</topic><topic>Cyclones</topic><topic>Frequency ranges</topic><topic>Lookup tables</topic><topic>Optimization</topic><topic>Performance enhancement</topic><topic>Signal generators</topic><topic>Sine waves</topic><toplevel>online_resources</toplevel><creatorcontrib>Jidin, Aiman Zakwan</creatorcontrib><creatorcontrib>Mahzan, Irna Nadira</creatorcontrib><creatorcontrib>A. Subki, A. Shamsul Rahimi</creatorcontrib><creatorcontrib>Wan Hassan, Wan Haszerila</creatorcontrib><collection>CrossRef</collection><collection>ProQuest SciTech Collection</collection><collection>ProQuest Technology Collection</collection><collection>Materials Science & Engineering Collection</collection><collection>ProQuest Central (Alumni Edition)</collection><collection>ProQuest Central UK/Ireland</collection><collection>Advanced Technologies & Aerospace Collection</collection><collection>ProQuest Central Essentials</collection><collection>ProQuest Central</collection><collection>Technology Collection</collection><collection>East & South Asia Database</collection><collection>ProQuest One Community College</collection><collection>ProQuest Central Korea</collection><collection>ProQuest Central Student</collection><collection>SciTech Premium Collection</collection><collection>ProQuest Computer Science Collection</collection><collection>Computer Science Database</collection><collection>ProQuest Engineering Collection</collection><collection>Engineering Database</collection><collection>Advanced Technologies & Aerospace Database</collection><collection>ProQuest Advanced Technologies & Aerospace Collection</collection><collection>ProQuest One Academic Eastern Edition (DO NOT USE)</collection><collection>ProQuest One Academic</collection><collection>ProQuest One Academic UKI Edition</collection><collection>ProQuest Central China</collection><collection>Engineering Collection</collection><jtitle>International journal of electrical and computer engineering (Malacca, Malacca)</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Jidin, Aiman Zakwan</au><au>Mahzan, Irna Nadira</au><au>A. Subki, A. Shamsul Rahimi</au><au>Wan Hassan, Wan Haszerila</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Improve performance of the digital sinusoidal generator in FPGA by memory usage optimization</atitle><jtitle>International journal of electrical and computer engineering (Malacca, Malacca)</jtitle><date>2019-06-01</date><risdate>2019</risdate><volume>9</volume><issue>3</issue><spage>1742</spage><pages>1742-</pages><issn>2088-8708</issn><eissn>2088-8708</eissn><abstract>This paper presented the improvement in the performance of the digital sinusoidal signal generator, which was implemented in FPGA, by optimizing the usage of the available memory onboard. The sine wave was generated by using a Lookup Table method, where its pre-calculated values were stored in the onboard memory, and its frequency can be adjustable by changing the incremental step value of the memory address. In this proposed research, the memory stores only 25000 samples of the first quarter from a period of a sine wave and thus, the output signal accuracy was increased and the output frequency range was expanded, compared to the previous research. The proposed design was successfully developed and implemented in ALTERA Cyclone III DE0 FPGA Development Board, and its functionality was validated via functional simulation in Modelsim and also hardware experimental results observation in SignalTap II.</abstract><cop>Yogyakarta</cop><pub>IAES Institute of Advanced Engineering and Science</pub><doi>10.11591/ijece.v9i3.pp1742-1749</doi></addata></record> |
| fulltext | fulltext |
| identifier | ISSN: 2088-8708 |
| ispartof | International journal of electrical and computer engineering (Malacca, Malacca), 2019-06, Vol.9 (3), p.1742 |
| issn | 2088-8708 2088-8708 |
| language | eng |
| recordid | cdi_proquest_journals_2201006353 |
| source | EZB-FREE-00999 freely available EZB journals |
| subjects | Computer simulation Cyclones Frequency ranges Lookup tables Optimization Performance enhancement Signal generators Sine waves |
| title | Improve performance of the digital sinusoidal generator in FPGA by memory usage optimization |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-24T22%3A40%3A43IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_cross&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Improve%20performance%20of%20the%20digital%20sinusoidal%20generator%20in%20FPGA%20by%20memory%20usage%20optimization&rft.jtitle=International%20journal%20of%20electrical%20and%20computer%20engineering%20(Malacca,%20Malacca)&rft.au=Jidin,%20Aiman%20Zakwan&rft.date=2019-06-01&rft.volume=9&rft.issue=3&rft.spage=1742&rft.pages=1742-&rft.issn=2088-8708&rft.eissn=2088-8708&rft_id=info:doi/10.11591/ijece.v9i3.pp1742-1749&rft_dat=%3Cproquest_cross%3E2201006353%3C/proquest_cross%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=2201006353&rft_id=info:pmid/&rfr_iscdi=true |