Information-driven circuit synthesis with the pre-characterized gate libraries
The opportunities created by modern microelectronic technology cannot effectively be exploited, because of weaknesses in traditional circuit synthesis methods used in today’s CAD tools. In this paper, a new information-driven circuit synthesis method is discussed that targets combinational circuits...
Gespeichert in:
| Veröffentlicht in: | Journal of systems architecture 2005-06, Vol.51 (6), p.405-423 |
|---|---|
| Hauptverfasser: | , , |
| Format: | Artikel |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 423 |
|---|---|
| container_issue | 6 |
| container_start_page | 405 |
| container_title | Journal of systems architecture |
| container_volume | 51 |
| creator | Jóźwiak, L. Biegański, S. Chojnacki, A. |
| description | The opportunities created by modern microelectronic technology cannot effectively be exploited, because of weaknesses in traditional circuit synthesis methods used in today’s CAD tools. In this paper, a new information-driven circuit synthesis method is discussed that targets combinational circuits implemented with gates from the pre-characterized gate libraries. The method is based on our original information-driven approach to circuit synthesis, bottom–up general functional decomposition and theory of information relationship measures. It differs considerably from all other known methods. The experimental results from the automatic circuit synthesis tool that implements the method demonstrate that the information-driven general decomposition produces very fast and compact gate-based circuits. |
| doi_str_mv | 10.1016/j.sysarc.2004.07.003 |
| format | Article |
| fullrecord | <record><control><sourceid>proquest_cross</sourceid><recordid>TN_cdi_proquest_journals_218880242</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><els_id>S1383762104001092</els_id><sourcerecordid>850229791</sourcerecordid><originalsourceid>FETCH-LOGICAL-c333t-752c928c987d77ff1c50231f2365aa4bd201c465234bb4580563ff0138ea35263</originalsourceid><addsrcrecordid>eNp9kM1OwzAQhC0EEqXwBhwi7glrO7bTCxKq-KlUwQXOluPY1FWblLULKk-Pq3DmtHOYmdV8hFxTqChQebuu4iEatBUDqCtQFQA_IRPaKF5KKsVp1rzhpZKMnpOLGNcAIARlE_Ky6P2AW5PC0Jcdhi_XFzag3YdUxEOfVi6GWHyHtCqyLnboSrsyaGxyGH5cV3yY5IpNaNFgcPGSnHmzie7q707J--PD2_y5XL4-Leb3y9JyzlOpBLMz1thZozqlvKdWAOPUMy6FMXXbMaC2loLxum1r0YCQ3HvII5zhgkk-JTdj7w6Hz72LSa-HPfb5pWa0aRpgNcumejRZHGJE5_UOw9bgQVPQR3B6rUdw-ghOg9IZXI7djTGXB3wFhzra4HrruoDOJt0N4f-CX-fdeJo</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>218880242</pqid></control><display><type>article</type><title>Information-driven circuit synthesis with the pre-characterized gate libraries</title><source>Elsevier ScienceDirect Journals</source><creator>Jóźwiak, L. ; Biegański, S. ; Chojnacki, A.</creator><creatorcontrib>Jóźwiak, L. ; Biegański, S. ; Chojnacki, A.</creatorcontrib><description>The opportunities created by modern microelectronic technology cannot effectively be exploited, because of weaknesses in traditional circuit synthesis methods used in today’s CAD tools. In this paper, a new information-driven circuit synthesis method is discussed that targets combinational circuits implemented with gates from the pre-characterized gate libraries. The method is based on our original information-driven approach to circuit synthesis, bottom–up general functional decomposition and theory of information relationship measures. It differs considerably from all other known methods. The experimental results from the automatic circuit synthesis tool that implements the method demonstrate that the information-driven general decomposition produces very fast and compact gate-based circuits.</description><identifier>ISSN: 1383-7621</identifier><identifier>EISSN: 1873-6165</identifier><identifier>DOI: 10.1016/j.sysarc.2004.07.003</identifier><language>eng</language><publisher>Amsterdam: Elsevier B.V</publisher><subject>CAD ; Computer aided design ; Integrated circuits ; Microelectronics ; Product design ; Studies</subject><ispartof>Journal of systems architecture, 2005-06, Vol.51 (6), p.405-423</ispartof><rights>2004 Elsevier B.V.</rights><rights>Copyright Elsevier Sequoia S.A. June/July 2005</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c333t-752c928c987d77ff1c50231f2365aa4bd201c465234bb4580563ff0138ea35263</citedby><cites>FETCH-LOGICAL-c333t-752c928c987d77ff1c50231f2365aa4bd201c465234bb4580563ff0138ea35263</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://www.sciencedirect.com/science/article/pii/S1383762104001092$$EHTML$$P50$$Gelsevier$$H</linktohtml><link.rule.ids>314,776,780,3537,27901,27902,65306</link.rule.ids></links><search><creatorcontrib>Jóźwiak, L.</creatorcontrib><creatorcontrib>Biegański, S.</creatorcontrib><creatorcontrib>Chojnacki, A.</creatorcontrib><title>Information-driven circuit synthesis with the pre-characterized gate libraries</title><title>Journal of systems architecture</title><description>The opportunities created by modern microelectronic technology cannot effectively be exploited, because of weaknesses in traditional circuit synthesis methods used in today’s CAD tools. In this paper, a new information-driven circuit synthesis method is discussed that targets combinational circuits implemented with gates from the pre-characterized gate libraries. The method is based on our original information-driven approach to circuit synthesis, bottom–up general functional decomposition and theory of information relationship measures. It differs considerably from all other known methods. The experimental results from the automatic circuit synthesis tool that implements the method demonstrate that the information-driven general decomposition produces very fast and compact gate-based circuits.</description><subject>CAD</subject><subject>Computer aided design</subject><subject>Integrated circuits</subject><subject>Microelectronics</subject><subject>Product design</subject><subject>Studies</subject><issn>1383-7621</issn><issn>1873-6165</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2005</creationdate><recordtype>article</recordtype><recordid>eNp9kM1OwzAQhC0EEqXwBhwi7glrO7bTCxKq-KlUwQXOluPY1FWblLULKk-Pq3DmtHOYmdV8hFxTqChQebuu4iEatBUDqCtQFQA_IRPaKF5KKsVp1rzhpZKMnpOLGNcAIARlE_Ky6P2AW5PC0Jcdhi_XFzag3YdUxEOfVi6GWHyHtCqyLnboSrsyaGxyGH5cV3yY5IpNaNFgcPGSnHmzie7q707J--PD2_y5XL4-Leb3y9JyzlOpBLMz1thZozqlvKdWAOPUMy6FMXXbMaC2loLxum1r0YCQ3HvII5zhgkk-JTdj7w6Hz72LSa-HPfb5pWa0aRpgNcumejRZHGJE5_UOw9bgQVPQR3B6rUdw-ghOg9IZXI7djTGXB3wFhzra4HrruoDOJt0N4f-CX-fdeJo</recordid><startdate>20050601</startdate><enddate>20050601</enddate><creator>Jóźwiak, L.</creator><creator>Biegański, S.</creator><creator>Chojnacki, A.</creator><general>Elsevier B.V</general><general>Elsevier Sequoia S.A</general><scope>AAYXX</scope><scope>CITATION</scope><scope>7SC</scope><scope>8FD</scope><scope>JQ2</scope><scope>L7M</scope><scope>L~C</scope><scope>L~D</scope></search><sort><creationdate>20050601</creationdate><title>Information-driven circuit synthesis with the pre-characterized gate libraries</title><author>Jóźwiak, L. ; Biegański, S. ; Chojnacki, A.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c333t-752c928c987d77ff1c50231f2365aa4bd201c465234bb4580563ff0138ea35263</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2005</creationdate><topic>CAD</topic><topic>Computer aided design</topic><topic>Integrated circuits</topic><topic>Microelectronics</topic><topic>Product design</topic><topic>Studies</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Jóźwiak, L.</creatorcontrib><creatorcontrib>Biegański, S.</creatorcontrib><creatorcontrib>Chojnacki, A.</creatorcontrib><collection>CrossRef</collection><collection>Computer and Information Systems Abstracts</collection><collection>Technology Research Database</collection><collection>ProQuest Computer Science Collection</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Computer and Information Systems Abstracts Academic</collection><collection>Computer and Information Systems Abstracts Professional</collection><jtitle>Journal of systems architecture</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Jóźwiak, L.</au><au>Biegański, S.</au><au>Chojnacki, A.</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Information-driven circuit synthesis with the pre-characterized gate libraries</atitle><jtitle>Journal of systems architecture</jtitle><date>2005-06-01</date><risdate>2005</risdate><volume>51</volume><issue>6</issue><spage>405</spage><epage>423</epage><pages>405-423</pages><issn>1383-7621</issn><eissn>1873-6165</eissn><abstract>The opportunities created by modern microelectronic technology cannot effectively be exploited, because of weaknesses in traditional circuit synthesis methods used in today’s CAD tools. In this paper, a new information-driven circuit synthesis method is discussed that targets combinational circuits implemented with gates from the pre-characterized gate libraries. The method is based on our original information-driven approach to circuit synthesis, bottom–up general functional decomposition and theory of information relationship measures. It differs considerably from all other known methods. The experimental results from the automatic circuit synthesis tool that implements the method demonstrate that the information-driven general decomposition produces very fast and compact gate-based circuits.</abstract><cop>Amsterdam</cop><pub>Elsevier B.V</pub><doi>10.1016/j.sysarc.2004.07.003</doi><tpages>19</tpages></addata></record> |
| fulltext | fulltext |
| identifier | ISSN: 1383-7621 |
| ispartof | Journal of systems architecture, 2005-06, Vol.51 (6), p.405-423 |
| issn | 1383-7621 1873-6165 |
| language | eng |
| recordid | cdi_proquest_journals_218880242 |
| source | Elsevier ScienceDirect Journals |
| subjects | CAD Computer aided design Integrated circuits Microelectronics Product design Studies |
| title | Information-driven circuit synthesis with the pre-characterized gate libraries |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-09T23%3A38%3A12IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_cross&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Information-driven%20circuit%20synthesis%20with%20the%20pre-characterized%20gate%20libraries&rft.jtitle=Journal%20of%20systems%20architecture&rft.au=J%C3%B3%C5%BAwiak,%20L.&rft.date=2005-06-01&rft.volume=51&rft.issue=6&rft.spage=405&rft.epage=423&rft.pages=405-423&rft.issn=1383-7621&rft.eissn=1873-6165&rft_id=info:doi/10.1016/j.sysarc.2004.07.003&rft_dat=%3Cproquest_cross%3E850229791%3C/proquest_cross%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=218880242&rft_id=info:pmid/&rft_els_id=S1383762104001092&rfr_iscdi=true |