A Slew Rate Variation Compensated [Formula Omitted]VDD I/O Buffer Using Deterministic P/N-PVT Variation Detection Method

A Slew Rate Variation Compensated [Formula Omitted]VDD I/O Buffer Using Deterministic P/N-PVT Variation Detection Method

A [Formula Omitted]VDD I/O buffer based on deterministic PVT variation detection algorithms to achieve slew rate compensation is proposed in this brief. By using the P-PVT and N-PVT Variation Detectors consisting of an inverter and a capacitor, the slew rate variation is significantly reduced agains...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE transactions on circuits and systems. II, Express briefs Express briefs, 2019-01, Vol.66 (1), p.116
Hauptverfasser: Lee, Tzung-Je, Tsung-Yi Tsai, Lin, Wei, U-Fat Chio, Chua-Chin, Wang
Format: Artikel
Sprache:eng
Schlagworte:
Buffers
CMOS
Compensation
Computer simulation
Leakage current
Slew rate
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue 1
container_start_page 116
container_title IEEE transactions on circuits and systems. II, Express briefs
container_volume 66
creator Lee, Tzung-Je
Tsung-Yi Tsai
Lin, Wei
U-Fat Chio
Chua-Chin, Wang
description A [Formula Omitted]VDD I/O buffer based on deterministic PVT variation detection algorithms to achieve slew rate compensation is proposed in this brief. By using the P-PVT and N-PVT Variation Detectors consisting of an inverter and a capacitor, the slew rate variation is significantly reduced against the PVT variation. Besides, the source-drain leakage current is reduced by turning off the auxiliary current paths after the charging and discharging transients are completed. The proposed design is implemented using a typical 40-nm CMOS process. The area of the I/O buffer is [Formula Omitted] mm[Formula Omitted]. Based on post-layout simulations, the slew rate variation is reduced 38.29% after the process, voltage, temperature, and leakage compensation in the worst case.
doi_str_mv 10.1109/TCSII.2018.2837110
format Article
fullrecord <record><control><sourceid>proquest</sourceid><recordid>TN_cdi_proquest_journals_2159408672</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>2159408672</sourcerecordid><originalsourceid>FETCH-proquest_journals_21594086723</originalsourceid><addsrcrecordid>eNqNjMFPwjAchRujiYj-A55-iedtbbfR9aibhB0EInMXQ0gDnZZsLbZd5M9nGA8ePb2X73t5CN0THBKCeVTlq7IMKSZZSLOYDewCjUiaZkHMOLk894QHjCXsGt04t8eYchzTETo-wqqV3_AqvIRaWCW8Mhpy0x2kdgPcwfvU2K5vBSw65QewrosCymgBT33TSAtvTukPKKSXtlNaOa-2sIzmwbKu_jye_fanvUj_aXa36KoRrZN3vzlGD9PnKp8FB2u-eun8Zm96qwe1oSTlCc4mjMb_W50AeldS-g</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>2159408672</pqid></control><display><type>article</type><title>A Slew Rate Variation Compensated [Formula Omitted]VDD I/O Buffer Using Deterministic P/N-PVT Variation Detection Method</title><source>IEEE Electronic Library (IEL)</source><creator>Lee, Tzung-Je ; Tsung-Yi Tsai ; Lin, Wei ; U-Fat Chio ; Chua-Chin, Wang</creator><creatorcontrib>Lee, Tzung-Je ; Tsung-Yi Tsai ; Lin, Wei ; U-Fat Chio ; Chua-Chin, Wang</creatorcontrib><description>A [Formula Omitted]VDD I/O buffer based on deterministic PVT variation detection algorithms to achieve slew rate compensation is proposed in this brief. By using the P-PVT and N-PVT Variation Detectors consisting of an inverter and a capacitor, the slew rate variation is significantly reduced against the PVT variation. Besides, the source-drain leakage current is reduced by turning off the auxiliary current paths after the charging and discharging transients are completed. The proposed design is implemented using a typical 40-nm CMOS process. The area of the I/O buffer is [Formula Omitted] mm[Formula Omitted]. Based on post-layout simulations, the slew rate variation is reduced 38.29% after the process, voltage, temperature, and leakage compensation in the worst case.</description><identifier>ISSN: 1549-7747</identifier><identifier>EISSN: 1558-3791</identifier><identifier>DOI: 10.1109/TCSII.2018.2837110</identifier><language>eng</language><publisher>New York: The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</publisher><subject>Buffers ; CMOS ; Compensation ; Computer simulation ; Leakage current ; Slew rate</subject><ispartof>IEEE transactions on circuits and systems. II, Express briefs, 2019-01, Vol.66 (1), p.116</ispartof><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2019</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><link.rule.ids>314,776,780,27901,27902</link.rule.ids></links><search><creatorcontrib>Lee, Tzung-Je</creatorcontrib><creatorcontrib>Tsung-Yi Tsai</creatorcontrib><creatorcontrib>Lin, Wei</creatorcontrib><creatorcontrib>U-Fat Chio</creatorcontrib><creatorcontrib>Chua-Chin, Wang</creatorcontrib><title>A Slew Rate Variation Compensated [Formula Omitted]VDD I/O Buffer Using Deterministic P/N-PVT Variation Detection Method</title><title>IEEE transactions on circuits and systems. II, Express briefs</title><description>A [Formula Omitted]VDD I/O buffer based on deterministic PVT variation detection algorithms to achieve slew rate compensation is proposed in this brief. By using the P-PVT and N-PVT Variation Detectors consisting of an inverter and a capacitor, the slew rate variation is significantly reduced against the PVT variation. Besides, the source-drain leakage current is reduced by turning off the auxiliary current paths after the charging and discharging transients are completed. The proposed design is implemented using a typical 40-nm CMOS process. The area of the I/O buffer is [Formula Omitted] mm[Formula Omitted]. Based on post-layout simulations, the slew rate variation is reduced 38.29% after the process, voltage, temperature, and leakage compensation in the worst case.</description><subject>Buffers</subject><subject>CMOS</subject><subject>Compensation</subject><subject>Computer simulation</subject><subject>Leakage current</subject><subject>Slew rate</subject><issn>1549-7747</issn><issn>1558-3791</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2019</creationdate><recordtype>article</recordtype><recordid>eNqNjMFPwjAchRujiYj-A55-iedtbbfR9aibhB0EInMXQ0gDnZZsLbZd5M9nGA8ePb2X73t5CN0THBKCeVTlq7IMKSZZSLOYDewCjUiaZkHMOLk894QHjCXsGt04t8eYchzTETo-wqqV3_AqvIRaWCW8Mhpy0x2kdgPcwfvU2K5vBSw65QewrosCymgBT33TSAtvTukPKKSXtlNaOa-2sIzmwbKu_jye_fanvUj_aXa36KoRrZN3vzlGD9PnKp8FB2u-eun8Zm96qwe1oSTlCc4mjMb_W50AeldS-g</recordid><startdate>20190101</startdate><enddate>20190101</enddate><creator>Lee, Tzung-Je</creator><creator>Tsung-Yi Tsai</creator><creator>Lin, Wei</creator><creator>U-Fat Chio</creator><creator>Chua-Chin, Wang</creator><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>7SP</scope><scope>8FD</scope><scope>L7M</scope></search><sort><creationdate>20190101</creationdate><title>A Slew Rate Variation Compensated [Formula Omitted]VDD I/O Buffer Using Deterministic P/N-PVT Variation Detection Method</title><author>Lee, Tzung-Je ; Tsung-Yi Tsai ; Lin, Wei ; U-Fat Chio ; Chua-Chin, Wang</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-proquest_journals_21594086723</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2019</creationdate><topic>Buffers</topic><topic>CMOS</topic><topic>Compensation</topic><topic>Computer simulation</topic><topic>Leakage current</topic><topic>Slew rate</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Lee, Tzung-Je</creatorcontrib><creatorcontrib>Tsung-Yi Tsai</creatorcontrib><creatorcontrib>Lin, Wei</creatorcontrib><creatorcontrib>U-Fat Chio</creatorcontrib><creatorcontrib>Chua-Chin, Wang</creatorcontrib><collection>Electronics &amp; Communications Abstracts</collection><collection>Technology Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection><jtitle>IEEE transactions on circuits and systems. II, Express briefs</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Lee, Tzung-Je</au><au>Tsung-Yi Tsai</au><au>Lin, Wei</au><au>U-Fat Chio</au><au>Chua-Chin, Wang</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>A Slew Rate Variation Compensated [Formula Omitted]VDD I/O Buffer Using Deterministic P/N-PVT Variation Detection Method</atitle><jtitle>IEEE transactions on circuits and systems. II, Express briefs</jtitle><date>2019-01-01</date><risdate>2019</risdate><volume>66</volume><issue>1</issue><spage>116</spage><pages>116-</pages><issn>1549-7747</issn><eissn>1558-3791</eissn><abstract>A [Formula Omitted]VDD I/O buffer based on deterministic PVT variation detection algorithms to achieve slew rate compensation is proposed in this brief. By using the P-PVT and N-PVT Variation Detectors consisting of an inverter and a capacitor, the slew rate variation is significantly reduced against the PVT variation. Besides, the source-drain leakage current is reduced by turning off the auxiliary current paths after the charging and discharging transients are completed. The proposed design is implemented using a typical 40-nm CMOS process. The area of the I/O buffer is [Formula Omitted] mm[Formula Omitted]. Based on post-layout simulations, the slew rate variation is reduced 38.29% after the process, voltage, temperature, and leakage compensation in the worst case.</abstract><cop>New York</cop><pub>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</pub><doi>10.1109/TCSII.2018.2837110</doi></addata></record>
fulltext fulltext
identifier ISSN: 1549-7747
ispartof IEEE transactions on circuits and systems. II, Express briefs, 2019-01, Vol.66 (1), p.116
issn 1549-7747
1558-3791
language eng
recordid cdi_proquest_journals_2159408672
source IEEE Electronic Library (IEL)
subjects Buffers
CMOS
Compensation
Computer simulation
Leakage current
Slew rate
title A Slew Rate Variation Compensated [Formula Omitted]VDD I/O Buffer Using Deterministic P/N-PVT Variation Detection Method
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-30T14%3A00%3A57IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=A%20Slew%20Rate%20Variation%20Compensated%20%5BFormula%20Omitted%5DVDD%20I/O%20Buffer%20Using%20Deterministic%20P/N-PVT%20Variation%20Detection%20Method&rft.jtitle=IEEE%20transactions%20on%20circuits%20and%20systems.%20II,%20Express%20briefs&rft.au=Lee,%20Tzung-Je&rft.date=2019-01-01&rft.volume=66&rft.issue=1&rft.spage=116&rft.pages=116-&rft.issn=1549-7747&rft.eissn=1558-3791&rft_id=info:doi/10.1109/TCSII.2018.2837110&rft_dat=%3Cproquest%3E2159408672%3C/proquest%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=2159408672&rft_id=info:pmid/&rfr_iscdi=true