Measurement and Analysis of Statistical IC Operation Errors in a Memory Module Due to System-Level ESD Noise
Voltage noise and operation errors in an integrated circuit (IC) due to electrostatic discharge (ESD) events were measured, validated, and analyzed in this paper. A simplified structure of a laptop personal computer and an IC with a D-type flip-flop were designed and manufactured for the experimenta...
Gespeichert in:
Veröffentlicht in: | IEEE transactions on electromagnetic compatibility 2019-02, Vol.61 (1), p.29-39 |
---|---|
Hauptverfasser: | , , , , , , , |
Format: | Artikel |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Schreiben Sie den ersten Kommentar!