HIL simulation of the DTC for a three-level inverter fed a PMSM with neutral-point balancing control based on FPGA
This paper presents a hardware description methodology for the direct torque control (DTC) of a three-level voltage source inverter (VSI) fed a permanent magnet synchronous motor drive with neutral-point balancing control algorithm based on field programmable gate array (FPGA). The main drawback of...
Gespeichert in:
| Veröffentlicht in: | Electrical engineering 2018-09, Vol.100 (3), p.1441-1454 |
|---|---|
| Hauptverfasser: | , , , |
| Format: | Artikel |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 1454 |
|---|---|
| container_issue | 3 |
| container_start_page | 1441 |
| container_title | Electrical engineering |
| container_volume | 100 |
| creator | Sandre-Hernandez, Omar Rangel-Magdaleno, Jose Morales-Caporal, Roberto Bonilla-Huerta, E. |
| description | This paper presents a hardware description methodology for the direct torque control (DTC) of a three-level voltage source inverter (VSI) fed a permanent magnet synchronous motor drive with neutral-point balancing control algorithm based on field programmable gate array (FPGA). The main drawback of the conventional DTC during its digital implementation is the high torque ripple, and to overcome this problem, the use of a three-level VSI and a simple hardware description methodology for DTC based on FPGA is proposed. However, the circuit limitations of the three-level inverter, such as neutral-point balance, should be taken into account in the selection of the future space vector applied to the machine; for this reason, a simple and effective procedure to maintain the neutral-point balance is presented. The proposed methodology has been validated using hardware in the loop simulation, and results under different operating points are presented. |
| doi_str_mv | 10.1007/s00202-017-0597-0 |
| format | Article |
| fullrecord | <record><control><sourceid>proquest_cross</sourceid><recordid>TN_cdi_proquest_journals_2080030619</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>2080030619</sourcerecordid><originalsourceid>FETCH-LOGICAL-c316t-b1e45ff58cda842b05587cf0904ef0350b2596c52451d18749e5588127f7ffdf3</originalsourceid><addsrcrecordid>eNp1kEtPAyEUhYnRxFr9Ae5IXI9eGCjDsqn2kdTYxLom84B2milUYGr899LUxJUbCIdzzr35ELon8EgAxFMAoEAzICIDLtNxgQaE5UlhhbhEA5CsyISk5BrdhLADgJxLNkB-vlji0O77royts9gZHLcaP68n2DiPy_TyWmedPuoOt_aofdQeG92kr9Xr-yv-auMWW91HX3bZwbU24qrsSlu3doNrZ6N3XVJCSqT66Wo2vkVXpuyCvvu9h-hj-rKezLPl22wxGS-zOiejmFVEM24ML-qmLBitgPNC1AYkMG3S9lBRLkc1p4yThhSCSZ0cBaHCCGMakw_Rw7n34N1nr0NUO9d7m0YqCkUCACMik4ucXbV3IXht1MG3-9J_KwLqhFad0aqEVp3QKkgZes6E5LUb7f-a_w_9AHSmehY</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>2080030619</pqid></control><display><type>article</type><title>HIL simulation of the DTC for a three-level inverter fed a PMSM with neutral-point balancing control based on FPGA</title><source>SpringerNature Complete Journals</source><creator>Sandre-Hernandez, Omar ; Rangel-Magdaleno, Jose ; Morales-Caporal, Roberto ; Bonilla-Huerta, E.</creator><creatorcontrib>Sandre-Hernandez, Omar ; Rangel-Magdaleno, Jose ; Morales-Caporal, Roberto ; Bonilla-Huerta, E.</creatorcontrib><description>This paper presents a hardware description methodology for the direct torque control (DTC) of a three-level voltage source inverter (VSI) fed a permanent magnet synchronous motor drive with neutral-point balancing control algorithm based on field programmable gate array (FPGA). The main drawback of the conventional DTC during its digital implementation is the high torque ripple, and to overcome this problem, the use of a three-level VSI and a simple hardware description methodology for DTC based on FPGA is proposed. However, the circuit limitations of the three-level inverter, such as neutral-point balance, should be taken into account in the selection of the future space vector applied to the machine; for this reason, a simple and effective procedure to maintain the neutral-point balance is presented. The proposed methodology has been validated using hardware in the loop simulation, and results under different operating points are presented.</description><identifier>ISSN: 0948-7921</identifier><identifier>EISSN: 1432-0487</identifier><identifier>DOI: 10.1007/s00202-017-0597-0</identifier><language>eng</language><publisher>Berlin/Heidelberg: Springer Berlin Heidelberg</publisher><subject>Computer simulation ; Control algorithms ; Control theory ; Economics and Management ; Electrical Engineering ; Electrical Machines and Networks ; Energy Policy ; Engineering ; Field programmable gate arrays ; Hardware ; Hardware-in-the-loop simulation ; Methodology ; Original Paper ; Permanent magnets ; Power Electronics ; Synchronous motors ; Torque</subject><ispartof>Electrical engineering, 2018-09, Vol.100 (3), p.1441-1454</ispartof><rights>Springer-Verlag GmbH Germany 2017</rights><rights>Copyright Springer Science & Business Media 2018</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c316t-b1e45ff58cda842b05587cf0904ef0350b2596c52451d18749e5588127f7ffdf3</citedby><cites>FETCH-LOGICAL-c316t-b1e45ff58cda842b05587cf0904ef0350b2596c52451d18749e5588127f7ffdf3</cites><orcidid>0000-0003-2785-5060</orcidid></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://link.springer.com/content/pdf/10.1007/s00202-017-0597-0$$EPDF$$P50$$Gspringer$$H</linktopdf><linktohtml>$$Uhttps://link.springer.com/10.1007/s00202-017-0597-0$$EHTML$$P50$$Gspringer$$H</linktohtml><link.rule.ids>314,776,780,27901,27902,41464,42533,51294</link.rule.ids></links><search><creatorcontrib>Sandre-Hernandez, Omar</creatorcontrib><creatorcontrib>Rangel-Magdaleno, Jose</creatorcontrib><creatorcontrib>Morales-Caporal, Roberto</creatorcontrib><creatorcontrib>Bonilla-Huerta, E.</creatorcontrib><title>HIL simulation of the DTC for a three-level inverter fed a PMSM with neutral-point balancing control based on FPGA</title><title>Electrical engineering</title><addtitle>Electr Eng</addtitle><description>This paper presents a hardware description methodology for the direct torque control (DTC) of a three-level voltage source inverter (VSI) fed a permanent magnet synchronous motor drive with neutral-point balancing control algorithm based on field programmable gate array (FPGA). The main drawback of the conventional DTC during its digital implementation is the high torque ripple, and to overcome this problem, the use of a three-level VSI and a simple hardware description methodology for DTC based on FPGA is proposed. However, the circuit limitations of the three-level inverter, such as neutral-point balance, should be taken into account in the selection of the future space vector applied to the machine; for this reason, a simple and effective procedure to maintain the neutral-point balance is presented. The proposed methodology has been validated using hardware in the loop simulation, and results under different operating points are presented.</description><subject>Computer simulation</subject><subject>Control algorithms</subject><subject>Control theory</subject><subject>Economics and Management</subject><subject>Electrical Engineering</subject><subject>Electrical Machines and Networks</subject><subject>Energy Policy</subject><subject>Engineering</subject><subject>Field programmable gate arrays</subject><subject>Hardware</subject><subject>Hardware-in-the-loop simulation</subject><subject>Methodology</subject><subject>Original Paper</subject><subject>Permanent magnets</subject><subject>Power Electronics</subject><subject>Synchronous motors</subject><subject>Torque</subject><issn>0948-7921</issn><issn>1432-0487</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2018</creationdate><recordtype>article</recordtype><recordid>eNp1kEtPAyEUhYnRxFr9Ae5IXI9eGCjDsqn2kdTYxLom84B2milUYGr899LUxJUbCIdzzr35ELon8EgAxFMAoEAzICIDLtNxgQaE5UlhhbhEA5CsyISk5BrdhLADgJxLNkB-vlji0O77royts9gZHLcaP68n2DiPy_TyWmedPuoOt_aofdQeG92kr9Xr-yv-auMWW91HX3bZwbU24qrsSlu3doNrZ6N3XVJCSqT66Wo2vkVXpuyCvvu9h-hj-rKezLPl22wxGS-zOiejmFVEM24ML-qmLBitgPNC1AYkMG3S9lBRLkc1p4yThhSCSZ0cBaHCCGMakw_Rw7n34N1nr0NUO9d7m0YqCkUCACMik4ucXbV3IXht1MG3-9J_KwLqhFad0aqEVp3QKkgZes6E5LUb7f-a_w_9AHSmehY</recordid><startdate>20180901</startdate><enddate>20180901</enddate><creator>Sandre-Hernandez, Omar</creator><creator>Rangel-Magdaleno, Jose</creator><creator>Morales-Caporal, Roberto</creator><creator>Bonilla-Huerta, E.</creator><general>Springer Berlin Heidelberg</general><general>Springer Nature B.V</general><scope>AAYXX</scope><scope>CITATION</scope><orcidid>https://orcid.org/0000-0003-2785-5060</orcidid></search><sort><creationdate>20180901</creationdate><title>HIL simulation of the DTC for a three-level inverter fed a PMSM with neutral-point balancing control based on FPGA</title><author>Sandre-Hernandez, Omar ; Rangel-Magdaleno, Jose ; Morales-Caporal, Roberto ; Bonilla-Huerta, E.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c316t-b1e45ff58cda842b05587cf0904ef0350b2596c52451d18749e5588127f7ffdf3</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2018</creationdate><topic>Computer simulation</topic><topic>Control algorithms</topic><topic>Control theory</topic><topic>Economics and Management</topic><topic>Electrical Engineering</topic><topic>Electrical Machines and Networks</topic><topic>Energy Policy</topic><topic>Engineering</topic><topic>Field programmable gate arrays</topic><topic>Hardware</topic><topic>Hardware-in-the-loop simulation</topic><topic>Methodology</topic><topic>Original Paper</topic><topic>Permanent magnets</topic><topic>Power Electronics</topic><topic>Synchronous motors</topic><topic>Torque</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Sandre-Hernandez, Omar</creatorcontrib><creatorcontrib>Rangel-Magdaleno, Jose</creatorcontrib><creatorcontrib>Morales-Caporal, Roberto</creatorcontrib><creatorcontrib>Bonilla-Huerta, E.</creatorcontrib><collection>CrossRef</collection><jtitle>Electrical engineering</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Sandre-Hernandez, Omar</au><au>Rangel-Magdaleno, Jose</au><au>Morales-Caporal, Roberto</au><au>Bonilla-Huerta, E.</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>HIL simulation of the DTC for a three-level inverter fed a PMSM with neutral-point balancing control based on FPGA</atitle><jtitle>Electrical engineering</jtitle><stitle>Electr Eng</stitle><date>2018-09-01</date><risdate>2018</risdate><volume>100</volume><issue>3</issue><spage>1441</spage><epage>1454</epage><pages>1441-1454</pages><issn>0948-7921</issn><eissn>1432-0487</eissn><abstract>This paper presents a hardware description methodology for the direct torque control (DTC) of a three-level voltage source inverter (VSI) fed a permanent magnet synchronous motor drive with neutral-point balancing control algorithm based on field programmable gate array (FPGA). The main drawback of the conventional DTC during its digital implementation is the high torque ripple, and to overcome this problem, the use of a three-level VSI and a simple hardware description methodology for DTC based on FPGA is proposed. However, the circuit limitations of the three-level inverter, such as neutral-point balance, should be taken into account in the selection of the future space vector applied to the machine; for this reason, a simple and effective procedure to maintain the neutral-point balance is presented. The proposed methodology has been validated using hardware in the loop simulation, and results under different operating points are presented.</abstract><cop>Berlin/Heidelberg</cop><pub>Springer Berlin Heidelberg</pub><doi>10.1007/s00202-017-0597-0</doi><tpages>14</tpages><orcidid>https://orcid.org/0000-0003-2785-5060</orcidid></addata></record> |
| fulltext | fulltext |
| identifier | ISSN: 0948-7921 |
| ispartof | Electrical engineering, 2018-09, Vol.100 (3), p.1441-1454 |
| issn | 0948-7921 1432-0487 |
| language | eng |
| recordid | cdi_proquest_journals_2080030619 |
| source | SpringerNature Complete Journals |
| subjects | Computer simulation Control algorithms Control theory Economics and Management Electrical Engineering Electrical Machines and Networks Energy Policy Engineering Field programmable gate arrays Hardware Hardware-in-the-loop simulation Methodology Original Paper Permanent magnets Power Electronics Synchronous motors Torque |
| title | HIL simulation of the DTC for a three-level inverter fed a PMSM with neutral-point balancing control based on FPGA |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-07T10%3A32%3A10IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_cross&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=HIL%20simulation%20of%20the%20DTC%20for%20a%20three-level%20inverter%20fed%20a%20PMSM%20with%20neutral-point%20balancing%20control%20based%20on%20FPGA&rft.jtitle=Electrical%20engineering&rft.au=Sandre-Hernandez,%20Omar&rft.date=2018-09-01&rft.volume=100&rft.issue=3&rft.spage=1441&rft.epage=1454&rft.pages=1441-1454&rft.issn=0948-7921&rft.eissn=1432-0487&rft_id=info:doi/10.1007/s00202-017-0597-0&rft_dat=%3Cproquest_cross%3E2080030619%3C/proquest_cross%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=2080030619&rft_id=info:pmid/&rfr_iscdi=true |