Optimized pure hardware FPGA-based implementation of active disturbance rejection control

The optimized pure hardware fixed-point implementation of the active disturbance rejection control algorithm on the field programmable gate array (FPGA) is presented in this paper. The optimization of the FPGA resource occupancy is provided with the simulation-based algorithm refinement, the selecti...

Ausführliche Beschreibung