Power-Aware Delay Test Quality Optimization for Multiple Frequency Domains

As the number of frequency domains aggressively grows in today's systems-on-chip (SoCs), the delivery of high-delay test quality across numerous frequency domains while meeting test budgets assumes crucial importance. This paper proposes a method to explore the delay test quality tradeoffs acro...

Ausführliche Beschreibung