A Capacitor Voltage-Balancing Method for Nested Neutral Point Clamped (NNPC) Inverter
A capacitor voltage-balancing method for a nested neutral point clamped (NNPC) inverter is proposed in this paper. The NNPC inverter is a newly developed four-level voltage-source inverter for medium-voltage applications with properties such as operating over a wide range of voltages (2.4-7.2 kV) wi...
Gespeichert in:
| Veröffentlicht in: | IEEE transactions on power electronics 2016-03, Vol.31 (3), p.2575-2583 |
|---|---|
| Hauptverfasser: | , , , , , |
| Format: | Artikel |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 2583 |
|---|---|
| container_issue | 3 |
| container_start_page | 2575 |
| container_title | IEEE transactions on power electronics |
| container_volume | 31 |
| creator | Kai Tian Bin Wu Narimani, Mehdi Xu, Dewei Zhongyuan Cheng Reza Zargari, Navid |
| description | A capacitor voltage-balancing method for a nested neutral point clamped (NNPC) inverter is proposed in this paper. The NNPC inverter is a newly developed four-level voltage-source inverter for medium-voltage applications with properties such as operating over a wide range of voltages (2.4-7.2 kV) without the need for connecting power semiconductor in series and high-quality output voltage. The NNPC topology has two flying capacitors in each leg. In order to ensure that the inverter can operate normally and all switching devices share identical voltage stress, the voltage across each capacitor should be controlled and maintained at one-third of dc bus voltage. The proposed capacitor voltage-balancing method takes advantage of redundancy in phase switching states to control and balance flying capacitor voltages. Simple and effective logic tables are developed for the balancing control. The proposed method is easy to implement and needs very few computations. Moreover, the method is suitable for and easy to integrate with different pulse width modulation schemes. The effectiveness and feasibility of the proposed method is verified by simulation and experiment. |
| doi_str_mv | 10.1109/TPEL.2015.2438779 |
| format | Article |
| fullrecord | <record><control><sourceid>proquest_RIE</sourceid><recordid>TN_cdi_proquest_journals_1746888131</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>7115184</ieee_id><sourcerecordid>1778045978</sourcerecordid><originalsourceid>FETCH-LOGICAL-c440t-d05d0112a2697e36a61dbe6972117522b948a14707d12c75f5cf5432ef0175533</originalsourceid><addsrcrecordid>eNpdkDFPwzAQhS0EEqXwAxBLJJYypNw5dmyPJSpQqZQOLWvkJk5JlcbBSZD497hqxcB0p3vfOz09Qm4RxoigHlfL6XxMAfmYskgKoc7IABXDEBDEORmAlDyUSkWX5KptdwDIOOCArCdBohudlZ11wYetOr014ZOudJ2V9TZ4M92nzYPCiwvTdib3o--croKlLesuSCq9b_x1tFgsk4dgVn8b1xl3TS4KXbXm5jSHZP08XSWv4fz9ZZZM5mHGGHRhDjwHRKpprISJYh1jvjF-p4iCU7pRTGpkAkSONBO84FnBWURNAV7nUTQko-Pfxtmv3gdM92WbmcrHN7ZvUxRCAuNKSI_e_0N3tne1T-cpFkspMUJP4ZHKnG1bZ4q0ceVeu58UIT0UnR6KTg9Fp6eivefu6CmNMX-8QOQoWfQLYlp2JA</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>1746888131</pqid></control><display><type>article</type><title>A Capacitor Voltage-Balancing Method for Nested Neutral Point Clamped (NNPC) Inverter</title><source>IEEE Electronic Library (IEL)</source><creator>Kai Tian ; Bin Wu ; Narimani, Mehdi ; Xu, Dewei ; Zhongyuan Cheng ; Reza Zargari, Navid</creator><creatorcontrib>Kai Tian ; Bin Wu ; Narimani, Mehdi ; Xu, Dewei ; Zhongyuan Cheng ; Reza Zargari, Navid</creatorcontrib><description>A capacitor voltage-balancing method for a nested neutral point clamped (NNPC) inverter is proposed in this paper. The NNPC inverter is a newly developed four-level voltage-source inverter for medium-voltage applications with properties such as operating over a wide range of voltages (2.4-7.2 kV) without the need for connecting power semiconductor in series and high-quality output voltage. The NNPC topology has two flying capacitors in each leg. In order to ensure that the inverter can operate normally and all switching devices share identical voltage stress, the voltage across each capacitor should be controlled and maintained at one-third of dc bus voltage. The proposed capacitor voltage-balancing method takes advantage of redundancy in phase switching states to control and balance flying capacitor voltages. Simple and effective logic tables are developed for the balancing control. The proposed method is easy to implement and needs very few computations. Moreover, the method is suitable for and easy to integrate with different pulse width modulation schemes. The effectiveness and feasibility of the proposed method is verified by simulation and experiment.</description><identifier>ISSN: 0885-8993</identifier><identifier>EISSN: 1941-0107</identifier><identifier>DOI: 10.1109/TPEL.2015.2438779</identifier><identifier>CODEN: ITPEE8</identifier><language>eng</language><publisher>New York: IEEE</publisher><subject>Balancing ; Capacitor voltage balancing method ; Capacitors ; Electric currents ; Electric potential ; Electric power ; Electrical equipment ; Flight ; Inverters ; Multilevel inverter ; Nested neutral point clamped inverter ; Pulse duration modulation ; Pulse width modulation ; Semiconductors ; Simulation ; Switches ; Switching ; Topology ; Voltage ; Voltage control ; Voltage source inverter</subject><ispartof>IEEE transactions on power electronics, 2016-03, Vol.31 (3), p.2575-2583</ispartof><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) Mar 2016</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c440t-d05d0112a2697e36a61dbe6972117522b948a14707d12c75f5cf5432ef0175533</citedby><cites>FETCH-LOGICAL-c440t-d05d0112a2697e36a61dbe6972117522b948a14707d12c75f5cf5432ef0175533</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/7115184$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,780,784,796,27924,27925,54758</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/7115184$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Kai Tian</creatorcontrib><creatorcontrib>Bin Wu</creatorcontrib><creatorcontrib>Narimani, Mehdi</creatorcontrib><creatorcontrib>Xu, Dewei</creatorcontrib><creatorcontrib>Zhongyuan Cheng</creatorcontrib><creatorcontrib>Reza Zargari, Navid</creatorcontrib><title>A Capacitor Voltage-Balancing Method for Nested Neutral Point Clamped (NNPC) Inverter</title><title>IEEE transactions on power electronics</title><addtitle>TPEL</addtitle><description>A capacitor voltage-balancing method for a nested neutral point clamped (NNPC) inverter is proposed in this paper. The NNPC inverter is a newly developed four-level voltage-source inverter for medium-voltage applications with properties such as operating over a wide range of voltages (2.4-7.2 kV) without the need for connecting power semiconductor in series and high-quality output voltage. The NNPC topology has two flying capacitors in each leg. In order to ensure that the inverter can operate normally and all switching devices share identical voltage stress, the voltage across each capacitor should be controlled and maintained at one-third of dc bus voltage. The proposed capacitor voltage-balancing method takes advantage of redundancy in phase switching states to control and balance flying capacitor voltages. Simple and effective logic tables are developed for the balancing control. The proposed method is easy to implement and needs very few computations. Moreover, the method is suitable for and easy to integrate with different pulse width modulation schemes. The effectiveness and feasibility of the proposed method is verified by simulation and experiment.</description><subject>Balancing</subject><subject>Capacitor voltage balancing method</subject><subject>Capacitors</subject><subject>Electric currents</subject><subject>Electric potential</subject><subject>Electric power</subject><subject>Electrical equipment</subject><subject>Flight</subject><subject>Inverters</subject><subject>Multilevel inverter</subject><subject>Nested neutral point clamped inverter</subject><subject>Pulse duration modulation</subject><subject>Pulse width modulation</subject><subject>Semiconductors</subject><subject>Simulation</subject><subject>Switches</subject><subject>Switching</subject><subject>Topology</subject><subject>Voltage</subject><subject>Voltage control</subject><subject>Voltage source inverter</subject><issn>0885-8993</issn><issn>1941-0107</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2016</creationdate><recordtype>article</recordtype><sourceid>RIE</sourceid><recordid>eNpdkDFPwzAQhS0EEqXwAxBLJJYypNw5dmyPJSpQqZQOLWvkJk5JlcbBSZD497hqxcB0p3vfOz09Qm4RxoigHlfL6XxMAfmYskgKoc7IABXDEBDEORmAlDyUSkWX5KptdwDIOOCArCdBohudlZ11wYetOr014ZOudJ2V9TZ4M92nzYPCiwvTdib3o--croKlLesuSCq9b_x1tFgsk4dgVn8b1xl3TS4KXbXm5jSHZP08XSWv4fz9ZZZM5mHGGHRhDjwHRKpprISJYh1jvjF-p4iCU7pRTGpkAkSONBO84FnBWURNAV7nUTQko-Pfxtmv3gdM92WbmcrHN7ZvUxRCAuNKSI_e_0N3tne1T-cpFkspMUJP4ZHKnG1bZ4q0ceVeu58UIT0UnR6KTg9Fp6eivefu6CmNMX-8QOQoWfQLYlp2JA</recordid><startdate>201603</startdate><enddate>201603</enddate><creator>Kai Tian</creator><creator>Bin Wu</creator><creator>Narimani, Mehdi</creator><creator>Xu, Dewei</creator><creator>Zhongyuan Cheng</creator><creator>Reza Zargari, Navid</creator><general>IEEE</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>97E</scope><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SP</scope><scope>7TB</scope><scope>8FD</scope><scope>FR3</scope><scope>JQ2</scope><scope>KR7</scope><scope>L7M</scope><scope>F28</scope></search><sort><creationdate>201603</creationdate><title>A Capacitor Voltage-Balancing Method for Nested Neutral Point Clamped (NNPC) Inverter</title><author>Kai Tian ; Bin Wu ; Narimani, Mehdi ; Xu, Dewei ; Zhongyuan Cheng ; Reza Zargari, Navid</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c440t-d05d0112a2697e36a61dbe6972117522b948a14707d12c75f5cf5432ef0175533</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2016</creationdate><topic>Balancing</topic><topic>Capacitor voltage balancing method</topic><topic>Capacitors</topic><topic>Electric currents</topic><topic>Electric potential</topic><topic>Electric power</topic><topic>Electrical equipment</topic><topic>Flight</topic><topic>Inverters</topic><topic>Multilevel inverter</topic><topic>Nested neutral point clamped inverter</topic><topic>Pulse duration modulation</topic><topic>Pulse width modulation</topic><topic>Semiconductors</topic><topic>Simulation</topic><topic>Switches</topic><topic>Switching</topic><topic>Topology</topic><topic>Voltage</topic><topic>Voltage control</topic><topic>Voltage source inverter</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Kai Tian</creatorcontrib><creatorcontrib>Bin Wu</creatorcontrib><creatorcontrib>Narimani, Mehdi</creatorcontrib><creatorcontrib>Xu, Dewei</creatorcontrib><creatorcontrib>Zhongyuan Cheng</creatorcontrib><creatorcontrib>Reza Zargari, Navid</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE Electronic Library (IEL)</collection><collection>CrossRef</collection><collection>Electronics & Communications Abstracts</collection><collection>Mechanical & Transportation Engineering Abstracts</collection><collection>Technology Research Database</collection><collection>Engineering Research Database</collection><collection>ProQuest Computer Science Collection</collection><collection>Civil Engineering Abstracts</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>ANTE: Abstracts in New Technology & Engineering</collection><jtitle>IEEE transactions on power electronics</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Kai Tian</au><au>Bin Wu</au><au>Narimani, Mehdi</au><au>Xu, Dewei</au><au>Zhongyuan Cheng</au><au>Reza Zargari, Navid</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>A Capacitor Voltage-Balancing Method for Nested Neutral Point Clamped (NNPC) Inverter</atitle><jtitle>IEEE transactions on power electronics</jtitle><stitle>TPEL</stitle><date>2016-03</date><risdate>2016</risdate><volume>31</volume><issue>3</issue><spage>2575</spage><epage>2583</epage><pages>2575-2583</pages><issn>0885-8993</issn><eissn>1941-0107</eissn><coden>ITPEE8</coden><abstract>A capacitor voltage-balancing method for a nested neutral point clamped (NNPC) inverter is proposed in this paper. The NNPC inverter is a newly developed four-level voltage-source inverter for medium-voltage applications with properties such as operating over a wide range of voltages (2.4-7.2 kV) without the need for connecting power semiconductor in series and high-quality output voltage. The NNPC topology has two flying capacitors in each leg. In order to ensure that the inverter can operate normally and all switching devices share identical voltage stress, the voltage across each capacitor should be controlled and maintained at one-third of dc bus voltage. The proposed capacitor voltage-balancing method takes advantage of redundancy in phase switching states to control and balance flying capacitor voltages. Simple and effective logic tables are developed for the balancing control. The proposed method is easy to implement and needs very few computations. Moreover, the method is suitable for and easy to integrate with different pulse width modulation schemes. The effectiveness and feasibility of the proposed method is verified by simulation and experiment.</abstract><cop>New York</cop><pub>IEEE</pub><doi>10.1109/TPEL.2015.2438779</doi><tpages>9</tpages></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 0885-8993 |
| ispartof | IEEE transactions on power electronics, 2016-03, Vol.31 (3), p.2575-2583 |
| issn | 0885-8993 1941-0107 |
| language | eng |
| recordid | cdi_proquest_journals_1746888131 |
| source | IEEE Electronic Library (IEL) |
| subjects | Balancing Capacitor voltage balancing method Capacitors Electric currents Electric potential Electric power Electrical equipment Flight Inverters Multilevel inverter Nested neutral point clamped inverter Pulse duration modulation Pulse width modulation Semiconductors Simulation Switches Switching Topology Voltage Voltage control Voltage source inverter |
| title | A Capacitor Voltage-Balancing Method for Nested Neutral Point Clamped (NNPC) Inverter |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-22T05%3A01%3A06IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=A%20Capacitor%20Voltage-Balancing%20Method%20for%20Nested%20Neutral%20Point%20Clamped%20(NNPC)%20Inverter&rft.jtitle=IEEE%20transactions%20on%20power%20electronics&rft.au=Kai%20Tian&rft.date=2016-03&rft.volume=31&rft.issue=3&rft.spage=2575&rft.epage=2583&rft.pages=2575-2583&rft.issn=0885-8993&rft.eissn=1941-0107&rft.coden=ITPEE8&rft_id=info:doi/10.1109/TPEL.2015.2438779&rft_dat=%3Cproquest_RIE%3E1778045978%3C/proquest_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=1746888131&rft_id=info:pmid/&rft_ieee_id=7115184&rfr_iscdi=true |