Voltage and Power Balance Control for a Cascaded H-Bridge Converter-Based Solid-State Transformer

The solid-state transformer (SST) is an interface device between ac distribution grids and dc distribution systems. The SST consists of a cascaded multilevel ac/dc rectifier stage, a dual active bridge (DAB) converter stage with high-frequency transformers to provide a regulated 400-V dc distributio...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE transactions on power electronics 2013-04, Vol.28 (4), p.1523-1532
Hauptverfasser: Zhao, Tiefu, Wang, Gangyao, Bhattacharya, Subharshish, Huang, Alex Q.
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:The solid-state transformer (SST) is an interface device between ac distribution grids and dc distribution systems. The SST consists of a cascaded multilevel ac/dc rectifier stage, a dual active bridge (DAB) converter stage with high-frequency transformers to provide a regulated 400-V dc distribution, and an optional dc/ac stage that can be connected to the 400-V dc bus to provide residential 120/240 V _{\rm ac} . However, due to dc-link voltage and power unbalance in the cascaded modules, the unbalanced dc-link voltages and power increase the stress of the semiconductor devices and cause overvoltage or overcurrent issues. This paper proposes a new voltage and power balance control for the cascaded H-Bridge converter-based SST. Based on the single-phase dq model, a novel voltage and the power control strategy is proposed to balance the rectifier capacitor voltages and the real power through parallel DAB modules. Furthermore, the intrinsic power constraints of the cascaded H-Bridge voltage balance control are derived and analyzed. With the proposed control methods, the dc-link voltage and the real power through each module can be balanced. The SST switching model simulation and the prototype experiments are presented to verify the performance of the proposed voltage and power balance controller.
ISSN:0885-8993
1941-0107
DOI:10.1109/TPEL.2012.2216549