Through-Silicon-Via Capacitance Reduction Technique to Benefit 3-D IC Performance

Through-silicon via (TSV) constitutes a key component interconnecting adjacent dies vertically to form 3-D integrated circuits. In this letter, we propose a method to exploit the TSV C-V behavior in a p-silicon substrate to achieve minimum TSV capacitance during 3-D circuit operation. The nature of...

Ausführliche Beschreibung