Design of the trigger system for the AUGER fluorescence detector

The trigger system for the AUGER fluorescence detector is presented. The main goals of the design were low price, high flexibility of the trigger, high reliability and good testability even at remote operation. The simulation of all boards using VHDL tools resulted in a design which is optimal with...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE transactions on nuclear science 2000-04, Vol.47 (2), p.371-375
Hauptverfasser: Gemmeke, H., Grindler, A., Keim, H., Kleifges, M., Kunka, N., Szadkowski, Z., Tcherniakhovski, D.
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 375
container_issue 2
container_start_page 371
container_title IEEE transactions on nuclear science
container_volume 47
creator Gemmeke, H.
Grindler, A.
Keim, H.
Kleifges, M.
Kunka, N.
Szadkowski, Z.
Tcherniakhovski, D.
description The trigger system for the AUGER fluorescence detector is presented. The main goals of the design were low price, high flexibility of the trigger, high reliability and good testability even at remote operation. The simulation of all boards using VHDL tools resulted in a design which is optimal with respect to these goals and highly independent of existing commercial solutions. The large-scale integration of modern FPGAs yielded a massive parallel system for recognition of tracks and suppression of background. The readout and control is carried out by low cost PCs under the LINUX operating system.
doi_str_mv 10.1109/23.846184
format Article
fullrecord <record><control><sourceid>proquest_RIE</sourceid><recordid>TN_cdi_proquest_journals_1002438593</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>846184</ieee_id><sourcerecordid>28252878</sourcerecordid><originalsourceid>FETCH-LOGICAL-c369t-f9e958da60eb48ec89b15a1fc9d503d204aeb5e54703cb18c3333589b11f71b73</originalsourceid><addsrcrecordid>eNqF0UFLwzAUAOAgCs7pwaungiB66EyapE1ujjmnMBDEnUubvsyOrplJeti_N7XDgwd9l_De-8hLeAhdEjwhBMv7hE4ES4lgR2hEOBcx4Zk4RiOMiYglk_IUnTm3CSnjmI_QwyO4et1GRkf-AyJv6_UabOT2zsM20sZ-l6erxfwt0k1nLDgFrYKoAg_KG3uOTnTROLg4nGO0epq_z57j5eviZTZdxoqm0sdaguSiKlIMJROghCwJL4hWsuKYVglmBZQcOMswVSURiobgvSI6I2VGx-hmuHdnzWcHzufbOjylaYoWTOfyRCQ8EZn4H2ZMYpH28PZPSDAllLBU9MOvf9GN6Wwb_hsUThgVXNKg7galrHHOgs53tt4Wdh9Q3m8nT2g-bCfYq8HWAPDjDs0vi9uHHQ</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>1002438593</pqid></control><display><type>article</type><title>Design of the trigger system for the AUGER fluorescence detector</title><source>IEEE Electronic Library (IEL)</source><creator>Gemmeke, H. ; Grindler, A. ; Keim, H. ; Kleifges, M. ; Kunka, N. ; Szadkowski, Z. ; Tcherniakhovski, D.</creator><creatorcontrib>Gemmeke, H. ; Grindler, A. ; Keim, H. ; Kleifges, M. ; Kunka, N. ; Szadkowski, Z. ; Tcherniakhovski, D.</creatorcontrib><description>The trigger system for the AUGER fluorescence detector is presented. The main goals of the design were low price, high flexibility of the trigger, high reliability and good testability even at remote operation. The simulation of all boards using VHDL tools resulted in a design which is optimal with respect to these goals and highly independent of existing commercial solutions. The large-scale integration of modern FPGAs yielded a massive parallel system for recognition of tracks and suppression of background. The readout and control is carried out by low cost PCs under the LINUX operating system.</description><identifier>ISSN: 0018-9499</identifier><identifier>EISSN: 1558-1578</identifier><identifier>DOI: 10.1109/23.846184</identifier><identifier>CODEN: IETNAE</identifier><language>eng</language><publisher>New York: IEEE</publisher><subject>Augers ; Boards ; Control systems ; Costs ; Design engineering ; Detectors ; Field programmable gate arrays ; Flexibility ; Fluorescence ; Large scale integration ; Linux ; Operating systems ; Optimization ; Personal communication networks ; Testability ; Testing</subject><ispartof>IEEE transactions on nuclear science, 2000-04, Vol.47 (2), p.371-375</ispartof><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2000</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c369t-f9e958da60eb48ec89b15a1fc9d503d204aeb5e54703cb18c3333589b11f71b73</citedby><cites>FETCH-LOGICAL-c369t-f9e958da60eb48ec89b15a1fc9d503d204aeb5e54703cb18c3333589b11f71b73</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/846184$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,776,780,792,27901,27902,54733</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/846184$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Gemmeke, H.</creatorcontrib><creatorcontrib>Grindler, A.</creatorcontrib><creatorcontrib>Keim, H.</creatorcontrib><creatorcontrib>Kleifges, M.</creatorcontrib><creatorcontrib>Kunka, N.</creatorcontrib><creatorcontrib>Szadkowski, Z.</creatorcontrib><creatorcontrib>Tcherniakhovski, D.</creatorcontrib><title>Design of the trigger system for the AUGER fluorescence detector</title><title>IEEE transactions on nuclear science</title><addtitle>TNS</addtitle><description>The trigger system for the AUGER fluorescence detector is presented. The main goals of the design were low price, high flexibility of the trigger, high reliability and good testability even at remote operation. The simulation of all boards using VHDL tools resulted in a design which is optimal with respect to these goals and highly independent of existing commercial solutions. The large-scale integration of modern FPGAs yielded a massive parallel system for recognition of tracks and suppression of background. The readout and control is carried out by low cost PCs under the LINUX operating system.</description><subject>Augers</subject><subject>Boards</subject><subject>Control systems</subject><subject>Costs</subject><subject>Design engineering</subject><subject>Detectors</subject><subject>Field programmable gate arrays</subject><subject>Flexibility</subject><subject>Fluorescence</subject><subject>Large scale integration</subject><subject>Linux</subject><subject>Operating systems</subject><subject>Optimization</subject><subject>Personal communication networks</subject><subject>Testability</subject><subject>Testing</subject><issn>0018-9499</issn><issn>1558-1578</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2000</creationdate><recordtype>article</recordtype><sourceid>RIE</sourceid><recordid>eNqF0UFLwzAUAOAgCs7pwaungiB66EyapE1ujjmnMBDEnUubvsyOrplJeti_N7XDgwd9l_De-8hLeAhdEjwhBMv7hE4ES4lgR2hEOBcx4Zk4RiOMiYglk_IUnTm3CSnjmI_QwyO4et1GRkf-AyJv6_UabOT2zsM20sZ-l6erxfwt0k1nLDgFrYKoAg_KG3uOTnTROLg4nGO0epq_z57j5eviZTZdxoqm0sdaguSiKlIMJROghCwJL4hWsuKYVglmBZQcOMswVSURiobgvSI6I2VGx-hmuHdnzWcHzufbOjylaYoWTOfyRCQ8EZn4H2ZMYpH28PZPSDAllLBU9MOvf9GN6Wwb_hsUThgVXNKg7galrHHOgs53tt4Wdh9Q3m8nT2g-bCfYq8HWAPDjDs0vi9uHHQ</recordid><startdate>20000401</startdate><enddate>20000401</enddate><creator>Gemmeke, H.</creator><creator>Grindler, A.</creator><creator>Keim, H.</creator><creator>Kleifges, M.</creator><creator>Kunka, N.</creator><creator>Szadkowski, Z.</creator><creator>Tcherniakhovski, D.</creator><general>IEEE</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7QF</scope><scope>7QL</scope><scope>7QQ</scope><scope>7SC</scope><scope>7SE</scope><scope>7SP</scope><scope>7SR</scope><scope>7T7</scope><scope>7TA</scope><scope>7TB</scope><scope>7U5</scope><scope>7U9</scope><scope>8BQ</scope><scope>8FD</scope><scope>C1K</scope><scope>F28</scope><scope>FR3</scope><scope>H8D</scope><scope>H94</scope><scope>JG9</scope><scope>JQ2</scope><scope>KR7</scope><scope>L7M</scope><scope>L~C</scope><scope>L~D</scope><scope>M7N</scope><scope>P64</scope></search><sort><creationdate>20000401</creationdate><title>Design of the trigger system for the AUGER fluorescence detector</title><author>Gemmeke, H. ; Grindler, A. ; Keim, H. ; Kleifges, M. ; Kunka, N. ; Szadkowski, Z. ; Tcherniakhovski, D.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c369t-f9e958da60eb48ec89b15a1fc9d503d204aeb5e54703cb18c3333589b11f71b73</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2000</creationdate><topic>Augers</topic><topic>Boards</topic><topic>Control systems</topic><topic>Costs</topic><topic>Design engineering</topic><topic>Detectors</topic><topic>Field programmable gate arrays</topic><topic>Flexibility</topic><topic>Fluorescence</topic><topic>Large scale integration</topic><topic>Linux</topic><topic>Operating systems</topic><topic>Optimization</topic><topic>Personal communication networks</topic><topic>Testability</topic><topic>Testing</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Gemmeke, H.</creatorcontrib><creatorcontrib>Grindler, A.</creatorcontrib><creatorcontrib>Keim, H.</creatorcontrib><creatorcontrib>Kleifges, M.</creatorcontrib><creatorcontrib>Kunka, N.</creatorcontrib><creatorcontrib>Szadkowski, Z.</creatorcontrib><creatorcontrib>Tcherniakhovski, D.</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE Electronic Library (IEL)</collection><collection>CrossRef</collection><collection>Aluminium Industry Abstracts</collection><collection>Bacteriology Abstracts (Microbiology B)</collection><collection>Ceramic Abstracts</collection><collection>Computer and Information Systems Abstracts</collection><collection>Corrosion Abstracts</collection><collection>Electronics &amp; Communications Abstracts</collection><collection>Engineered Materials Abstracts</collection><collection>Industrial and Applied Microbiology Abstracts (Microbiology A)</collection><collection>Materials Business File</collection><collection>Mechanical &amp; Transportation Engineering Abstracts</collection><collection>Solid State and Superconductivity Abstracts</collection><collection>Virology and AIDS Abstracts</collection><collection>METADEX</collection><collection>Technology Research Database</collection><collection>Environmental Sciences and Pollution Management</collection><collection>ANTE: Abstracts in New Technology &amp; Engineering</collection><collection>Engineering Research Database</collection><collection>Aerospace Database</collection><collection>AIDS and Cancer Research Abstracts</collection><collection>Materials Research Database</collection><collection>ProQuest Computer Science Collection</collection><collection>Civil Engineering Abstracts</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Computer and Information Systems Abstracts – Academic</collection><collection>Computer and Information Systems Abstracts Professional</collection><collection>Algology Mycology and Protozoology Abstracts (Microbiology C)</collection><collection>Biotechnology and BioEngineering Abstracts</collection><jtitle>IEEE transactions on nuclear science</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Gemmeke, H.</au><au>Grindler, A.</au><au>Keim, H.</au><au>Kleifges, M.</au><au>Kunka, N.</au><au>Szadkowski, Z.</au><au>Tcherniakhovski, D.</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Design of the trigger system for the AUGER fluorescence detector</atitle><jtitle>IEEE transactions on nuclear science</jtitle><stitle>TNS</stitle><date>2000-04-01</date><risdate>2000</risdate><volume>47</volume><issue>2</issue><spage>371</spage><epage>375</epage><pages>371-375</pages><issn>0018-9499</issn><eissn>1558-1578</eissn><coden>IETNAE</coden><abstract>The trigger system for the AUGER fluorescence detector is presented. The main goals of the design were low price, high flexibility of the trigger, high reliability and good testability even at remote operation. The simulation of all boards using VHDL tools resulted in a design which is optimal with respect to these goals and highly independent of existing commercial solutions. The large-scale integration of modern FPGAs yielded a massive parallel system for recognition of tracks and suppression of background. The readout and control is carried out by low cost PCs under the LINUX operating system.</abstract><cop>New York</cop><pub>IEEE</pub><doi>10.1109/23.846184</doi><tpages>5</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 0018-9499
ispartof IEEE transactions on nuclear science, 2000-04, Vol.47 (2), p.371-375
issn 0018-9499
1558-1578
language eng
recordid cdi_proquest_journals_1002438593
source IEEE Electronic Library (IEL)
subjects Augers
Boards
Control systems
Costs
Design engineering
Detectors
Field programmable gate arrays
Flexibility
Fluorescence
Large scale integration
Linux
Operating systems
Optimization
Personal communication networks
Testability
Testing
title Design of the trigger system for the AUGER fluorescence detector
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-21T17%3A14%3A27IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Design%20of%20the%20trigger%20system%20for%20the%20AUGER%20fluorescence%20detector&rft.jtitle=IEEE%20transactions%20on%20nuclear%20science&rft.au=Gemmeke,%20H.&rft.date=2000-04-01&rft.volume=47&rft.issue=2&rft.spage=371&rft.epage=375&rft.pages=371-375&rft.issn=0018-9499&rft.eissn=1558-1578&rft.coden=IETNAE&rft_id=info:doi/10.1109/23.846184&rft_dat=%3Cproquest_RIE%3E28252878%3C/proquest_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=1002438593&rft_id=info:pmid/&rft_ieee_id=846184&rfr_iscdi=true