Characteristics and three-dimensional integration of MOSFET's in small-grain LPCVD polycrystalline Silicon

Building on nearly two decades of reported results for MOSFET's fabricated in small-grain polycrystalline silicon, a design methodology is developed that yields devices which have low threshold voltage, high drive current, low leakage current, tight parameteric control, and reduced topology, wh...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE transactions on electron devices 1985-02, Vol.32 (2), p.258-281
Hauptverfasser: Malhi, S.D.S., Shichijo, H., Banerjee, S.K., Sundaresan, R., Elahy, M., Pollack, G.P., Richardson, W.F., Shah, A.H., Hite, L.R., Womack, R.H., Chatterjee, P.K., Lam, H.W.
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 281
container_issue 2
container_start_page 258
container_title IEEE transactions on electron devices
container_volume 32
creator Malhi, S.D.S.
Shichijo, H.
Banerjee, S.K.
Sundaresan, R.
Elahy, M.
Pollack, G.P.
Richardson, W.F.
Shah, A.H.
Hite, L.R.
Womack, R.H.
Chatterjee, P.K.
Lam, H.W.
description Building on nearly two decades of reported results for MOSFET's fabricated in small-grain polycrystalline silicon, a design methodology is developed that yields devices which have low threshold voltage, high drive current, low leakage current, tight parameteric control, and reduced topology, while requiring no nonstandard materials, processes, and tools. Design criteria and device performance are discussed, grain boundary characterization techniques are described, technological issues pertinent to VLSI implementation are investigated, and long-term device reliability is studied. The potential applications of the polysilicon MOSFET's in high-density dRAM and sRAM are explored. The successful implementation of an experimental stacked CMOS 64K static RAM proves the utility of these devices for three-dimensional integration in a VLSI environment.
doi_str_mv 10.1109/T-ED.1985.21939
format Article
fullrecord <record><control><sourceid>proquest_RIE</sourceid><recordid>TN_cdi_pascalfrancis_primary_9067073</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>1484686</ieee_id><sourcerecordid>24526133</sourcerecordid><originalsourceid>FETCH-LOGICAL-c302t-f17e9337f9a410f1d3d9ed5bbb78e1c98c719ed0d6845f53fd0eb7239d0c9b483</originalsourceid><addsrcrecordid>eNpFkL1PwzAQxS0EEqUwM7BkQDCltWMnsUfUlg-pqEgtrJbjnKkrJyl2OvS_x6UIprt3995veAhdEzwiBIvxKp1NR0TwfJQRQcUJGpA8L1NRsOIUDTAmPBWU03N0EcImyoKxbIA2k7XySvfgbeitDolq66Rfe4C0tg20wXatcolte_j0qo8q6Uzyulg-zlb3Id6T0Cjn0viM-_xt8jFNtp3ba78PfXzYFpKldVZ37SU6M8oFuPqdQ_QeIZPndL54epk8zFNNcdanhpQgKC2NUIxgQ2paC6jzqqpKDkQLrksSD7guOMtNTk2NoSozKmqsRcU4HaK7I3fru68dhF42NmhwTrXQ7YLMWJ4VhNJoHB-N2ncheDBy622j_F4SLA-dypWcTeWhU_nTaUzc_qJV0MoZr1ptw19M4KLE5QF8c7RZAPiHMs4KXtBvSguAqQ</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>24526133</pqid></control><display><type>article</type><title>Characteristics and three-dimensional integration of MOSFET's in small-grain LPCVD polycrystalline Silicon</title><source>IEEE Electronic Library (IEL)</source><creator>Malhi, S.D.S. ; Shichijo, H. ; Banerjee, S.K. ; Sundaresan, R. ; Elahy, M. ; Pollack, G.P. ; Richardson, W.F. ; Shah, A.H. ; Hite, L.R. ; Womack, R.H. ; Chatterjee, P.K. ; Lam, H.W.</creator><creatorcontrib>Malhi, S.D.S. ; Shichijo, H. ; Banerjee, S.K. ; Sundaresan, R. ; Elahy, M. ; Pollack, G.P. ; Richardson, W.F. ; Shah, A.H. ; Hite, L.R. ; Womack, R.H. ; Chatterjee, P.K. ; Lam, H.W.</creatorcontrib><description>Building on nearly two decades of reported results for MOSFET's fabricated in small-grain polycrystalline silicon, a design methodology is developed that yields devices which have low threshold voltage, high drive current, low leakage current, tight parameteric control, and reduced topology, while requiring no nonstandard materials, processes, and tools. Design criteria and device performance are discussed, grain boundary characterization techniques are described, technological issues pertinent to VLSI implementation are investigated, and long-term device reliability is studied. The potential applications of the polysilicon MOSFET's in high-density dRAM and sRAM are explored. The successful implementation of an experimental stacked CMOS 64K static RAM proves the utility of these devices for three-dimensional integration in a VLSI environment.</description><identifier>ISSN: 0018-9383</identifier><identifier>EISSN: 1557-9646</identifier><identifier>DOI: 10.1109/T-ED.1985.21939</identifier><identifier>CODEN: IETDAI</identifier><language>eng</language><publisher>New York, NY: IEEE</publisher><subject>Applied sciences ; Electronics ; Exact sciences and technology ; Microelectronic fabrication (materials and surfaces technology) ; Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</subject><ispartof>IEEE transactions on electron devices, 1985-02, Vol.32 (2), p.258-281</ispartof><rights>1985 INIST-CNRS</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c302t-f17e9337f9a410f1d3d9ed5bbb78e1c98c719ed0d6845f53fd0eb7239d0c9b483</citedby><cites>FETCH-LOGICAL-c302t-f17e9337f9a410f1d3d9ed5bbb78e1c98c719ed0d6845f53fd0eb7239d0c9b483</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/1484686$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,776,780,792,27903,27904,54736</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/1484686$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc><backlink>$$Uhttp://pascal-francis.inist.fr/vibad/index.php?action=getRecordDetail&amp;idt=9067073$$DView record in Pascal Francis$$Hfree_for_read</backlink></links><search><creatorcontrib>Malhi, S.D.S.</creatorcontrib><creatorcontrib>Shichijo, H.</creatorcontrib><creatorcontrib>Banerjee, S.K.</creatorcontrib><creatorcontrib>Sundaresan, R.</creatorcontrib><creatorcontrib>Elahy, M.</creatorcontrib><creatorcontrib>Pollack, G.P.</creatorcontrib><creatorcontrib>Richardson, W.F.</creatorcontrib><creatorcontrib>Shah, A.H.</creatorcontrib><creatorcontrib>Hite, L.R.</creatorcontrib><creatorcontrib>Womack, R.H.</creatorcontrib><creatorcontrib>Chatterjee, P.K.</creatorcontrib><creatorcontrib>Lam, H.W.</creatorcontrib><title>Characteristics and three-dimensional integration of MOSFET's in small-grain LPCVD polycrystalline Silicon</title><title>IEEE transactions on electron devices</title><addtitle>TED</addtitle><description>Building on nearly two decades of reported results for MOSFET's fabricated in small-grain polycrystalline silicon, a design methodology is developed that yields devices which have low threshold voltage, high drive current, low leakage current, tight parameteric control, and reduced topology, while requiring no nonstandard materials, processes, and tools. Design criteria and device performance are discussed, grain boundary characterization techniques are described, technological issues pertinent to VLSI implementation are investigated, and long-term device reliability is studied. The potential applications of the polysilicon MOSFET's in high-density dRAM and sRAM are explored. The successful implementation of an experimental stacked CMOS 64K static RAM proves the utility of these devices for three-dimensional integration in a VLSI environment.</description><subject>Applied sciences</subject><subject>Electronics</subject><subject>Exact sciences and technology</subject><subject>Microelectronic fabrication (materials and surfaces technology)</subject><subject>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</subject><issn>0018-9383</issn><issn>1557-9646</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>1985</creationdate><recordtype>article</recordtype><recordid>eNpFkL1PwzAQxS0EEqUwM7BkQDCltWMnsUfUlg-pqEgtrJbjnKkrJyl2OvS_x6UIprt3995veAhdEzwiBIvxKp1NR0TwfJQRQcUJGpA8L1NRsOIUDTAmPBWU03N0EcImyoKxbIA2k7XySvfgbeitDolq66Rfe4C0tg20wXatcolte_j0qo8q6Uzyulg-zlb3Id6T0Cjn0viM-_xt8jFNtp3ba78PfXzYFpKldVZ37SU6M8oFuPqdQ_QeIZPndL54epk8zFNNcdanhpQgKC2NUIxgQ2paC6jzqqpKDkQLrksSD7guOMtNTk2NoSozKmqsRcU4HaK7I3fru68dhF42NmhwTrXQ7YLMWJ4VhNJoHB-N2ncheDBy622j_F4SLA-dypWcTeWhU_nTaUzc_qJV0MoZr1ptw19M4KLE5QF8c7RZAPiHMs4KXtBvSguAqQ</recordid><startdate>19850201</startdate><enddate>19850201</enddate><creator>Malhi, S.D.S.</creator><creator>Shichijo, H.</creator><creator>Banerjee, S.K.</creator><creator>Sundaresan, R.</creator><creator>Elahy, M.</creator><creator>Pollack, G.P.</creator><creator>Richardson, W.F.</creator><creator>Shah, A.H.</creator><creator>Hite, L.R.</creator><creator>Womack, R.H.</creator><creator>Chatterjee, P.K.</creator><creator>Lam, H.W.</creator><general>IEEE</general><general>Institute of Electrical and Electronics Engineers</general><scope>IQODW</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>8FD</scope><scope>H8D</scope><scope>L7M</scope></search><sort><creationdate>19850201</creationdate><title>Characteristics and three-dimensional integration of MOSFET's in small-grain LPCVD polycrystalline Silicon</title><author>Malhi, S.D.S. ; Shichijo, H. ; Banerjee, S.K. ; Sundaresan, R. ; Elahy, M. ; Pollack, G.P. ; Richardson, W.F. ; Shah, A.H. ; Hite, L.R. ; Womack, R.H. ; Chatterjee, P.K. ; Lam, H.W.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c302t-f17e9337f9a410f1d3d9ed5bbb78e1c98c719ed0d6845f53fd0eb7239d0c9b483</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>1985</creationdate><topic>Applied sciences</topic><topic>Electronics</topic><topic>Exact sciences and technology</topic><topic>Microelectronic fabrication (materials and surfaces technology)</topic><topic>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Malhi, S.D.S.</creatorcontrib><creatorcontrib>Shichijo, H.</creatorcontrib><creatorcontrib>Banerjee, S.K.</creatorcontrib><creatorcontrib>Sundaresan, R.</creatorcontrib><creatorcontrib>Elahy, M.</creatorcontrib><creatorcontrib>Pollack, G.P.</creatorcontrib><creatorcontrib>Richardson, W.F.</creatorcontrib><creatorcontrib>Shah, A.H.</creatorcontrib><creatorcontrib>Hite, L.R.</creatorcontrib><creatorcontrib>Womack, R.H.</creatorcontrib><creatorcontrib>Chatterjee, P.K.</creatorcontrib><creatorcontrib>Lam, H.W.</creatorcontrib><collection>Pascal-Francis</collection><collection>CrossRef</collection><collection>Technology Research Database</collection><collection>Aerospace Database</collection><collection>Advanced Technologies Database with Aerospace</collection><jtitle>IEEE transactions on electron devices</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Malhi, S.D.S.</au><au>Shichijo, H.</au><au>Banerjee, S.K.</au><au>Sundaresan, R.</au><au>Elahy, M.</au><au>Pollack, G.P.</au><au>Richardson, W.F.</au><au>Shah, A.H.</au><au>Hite, L.R.</au><au>Womack, R.H.</au><au>Chatterjee, P.K.</au><au>Lam, H.W.</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Characteristics and three-dimensional integration of MOSFET's in small-grain LPCVD polycrystalline Silicon</atitle><jtitle>IEEE transactions on electron devices</jtitle><stitle>TED</stitle><date>1985-02-01</date><risdate>1985</risdate><volume>32</volume><issue>2</issue><spage>258</spage><epage>281</epage><pages>258-281</pages><issn>0018-9383</issn><eissn>1557-9646</eissn><coden>IETDAI</coden><abstract>Building on nearly two decades of reported results for MOSFET's fabricated in small-grain polycrystalline silicon, a design methodology is developed that yields devices which have low threshold voltage, high drive current, low leakage current, tight parameteric control, and reduced topology, while requiring no nonstandard materials, processes, and tools. Design criteria and device performance are discussed, grain boundary characterization techniques are described, technological issues pertinent to VLSI implementation are investigated, and long-term device reliability is studied. The potential applications of the polysilicon MOSFET's in high-density dRAM and sRAM are explored. The successful implementation of an experimental stacked CMOS 64K static RAM proves the utility of these devices for three-dimensional integration in a VLSI environment.</abstract><cop>New York, NY</cop><pub>IEEE</pub><doi>10.1109/T-ED.1985.21939</doi><tpages>24</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 0018-9383
ispartof IEEE transactions on electron devices, 1985-02, Vol.32 (2), p.258-281
issn 0018-9383
1557-9646
language eng
recordid cdi_pascalfrancis_primary_9067073
source IEEE Electronic Library (IEL)
subjects Applied sciences
Electronics
Exact sciences and technology
Microelectronic fabrication (materials and surfaces technology)
Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices
title Characteristics and three-dimensional integration of MOSFET's in small-grain LPCVD polycrystalline Silicon
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-28T07%3A02%3A53IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Characteristics%20and%20three-dimensional%20integration%20of%20MOSFET's%20in%20small-grain%20LPCVD%20polycrystalline%20Silicon&rft.jtitle=IEEE%20transactions%20on%20electron%20devices&rft.au=Malhi,%20S.D.S.&rft.date=1985-02-01&rft.volume=32&rft.issue=2&rft.spage=258&rft.epage=281&rft.pages=258-281&rft.issn=0018-9383&rft.eissn=1557-9646&rft.coden=IETDAI&rft_id=info:doi/10.1109/T-ED.1985.21939&rft_dat=%3Cproquest_RIE%3E24526133%3C/proquest_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=24526133&rft_id=info:pmid/&rft_ieee_id=1484686&rfr_iscdi=true