Dielectric reliability of 70 nm pitch air-gap interconnect structures

Scaling air-gap interconnects to 70 nm pitch is demonstrated for the first time by combining air-gap technology (SiO 2 etch-back and non-conformal CVD) and the double patterning approach. A capacitance reduction of 45% was measured on the air-gaps compared to the SiO 2 reference. The reliability per...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:Microelectronic engineering 2011-07, Vol.88 (7), p.1618-1622
Hauptverfasser: Pantouvaki, Marianna, Sebaai, Farid, Kellens, Kristof, Goossens, Danny, Vereecke, Bart, Versluijs, Janko, Van Besien, Els, Caluwaerts, Rudy, Marrant, Koen, Bender, Hugo, Moussa, Alain, Struyf, Herbert, Beyer, Gerald P.
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:Scaling air-gap interconnects to 70 nm pitch is demonstrated for the first time by combining air-gap technology (SiO 2 etch-back and non-conformal CVD) and the double patterning approach. A capacitance reduction of 45% was measured on the air-gaps compared to the SiO 2 reference. The reliability performance of the air-gaps was then evaluated and it was found that the structures exceeded 10 years lifetime at 2 MV/cm, almost matching the performance of SiO 2 interconnects. Air-gaps could therefore make a promising low-RC solution for future technology nodes.
ISSN:0167-9317
1873-5568
DOI:10.1016/j.mee.2011.03.006