A gate-level EHW chip: Implementing GA operations and reconfigurable hardware on a single LSI

The advantage of Evolvable Hardware (EHW) over traditional hardware is its capacity for dynamic and autonomous adaptation, which is achieved through by Genetic Algorithms (GAs). In most EHW implementations, these GAs are executed by software on a personal computer (PC) or workstation (WS). However,...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Kajitani, Isamu, Hoshino, Tsutomu, Nishikawa, Daisuke, Yokoi, Hiroshi, Nakaya, Shougo, Yamauchi, Tsukasa, Inuo, Takeshi, Kajihara, Nobuki, Iwata, Masaya, Keymeulen, Didier, Higuchi, Tetsuya
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 12
container_issue
container_start_page 1
container_title
container_volume
creator Kajitani, Isamu
Hoshino, Tsutomu
Nishikawa, Daisuke
Yokoi, Hiroshi
Nakaya, Shougo
Yamauchi, Tsukasa
Inuo, Takeshi
Kajihara, Nobuki
Iwata, Masaya
Keymeulen, Didier
Higuchi, Tetsuya
description The advantage of Evolvable Hardware (EHW) over traditional hardware is its capacity for dynamic and autonomous adaptation, which is achieved through by Genetic Algorithms (GAs). In most EHW implementations, these GAs are executed by software on a personal computer (PC) or workstation (WS). However, as a wider variety of applications come to utilize EHW, this is not always practical. One solution is to have the GA operations carried out by the hardware itself, by integrating these together with reconfigurable hardware logic like PLA (Programmble Logic Array) or FPGA (Field Programmable Gate Array) on to a single LSI chip. A compact and quickly reconfigurable EHW chip like this could service as an off-the-shelf device for practical applications that require on-line hardware reconfiguration. In this paper, we describe an integrated EHW LSI chip that consists of GA hardware, reconfigurable hardware logic, a chromosome memory, a training data memory, and a 16-bit CPU core (NEC V30). An application of this chip is also described in a myoelectric artificial hand, which is operated by muscular control signals. Although, work on using neural networks for this is being carried out, this approach is not very promising due to the long learning period required for neural networks. A simulation is presented showing that not only is the EHW performance slightly better than with neural networks, but that the learning time is considerably reduced.
doi_str_mv 10.1007/BFb0057602
format Conference Proceeding
fullrecord <record><control><sourceid>pascalfrancis_sprin</sourceid><recordid>TN_cdi_pascalfrancis_primary_2292509</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>2292509</sourcerecordid><originalsourceid>FETCH-LOGICAL-c258t-5393b0f73a6a728d71c39fa5b41ef9ce3b05b134f7e980b624fdbdfb4ffca5963</originalsourceid><addsrcrecordid>eNpFkDtPwzAcxM1Loi1d-AQeGFgCfsb5s5WqL6kSAyAmFNmOnQbSJLIDiG9PKpCYTrrf3Q2H0CUlN5QQdXu_NIRIlRJ2hKagMi4FEQA0hWM0oimlCecCTtD4AFIBUsApGhFOWAJK8HM0jvGNEMIUsBF6neFS9y6p3aer8WL9gu2u6u7wZt_Vbu-avmpKvJrhtnNB91XbRKybAgdn28ZX5UfQpnZ4p0PxpYPDbYM1jkNnMLePmwt05nUd3fRPJ-h5uXiar5Ptw2ozn20Ty2TWJ5IDN8QrrlOtWFYoajl4LY2gzoN1A5SGcuGVg4yYlAlfmMIb4b3VElI-QVe_u52OVtc-6MZWMe9CtdfhO2cMmCQwxK5_Y3EgTelCbtr2PeaU5Idr8_9r-Q_LuGZI</addsrcrecordid><sourcetype>Index Database</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>A gate-level EHW chip: Implementing GA operations and reconfigurable hardware on a single LSI</title><source>Springer Books</source><creator>Kajitani, Isamu ; Hoshino, Tsutomu ; Nishikawa, Daisuke ; Yokoi, Hiroshi ; Nakaya, Shougo ; Yamauchi, Tsukasa ; Inuo, Takeshi ; Kajihara, Nobuki ; Iwata, Masaya ; Keymeulen, Didier ; Higuchi, Tetsuya</creator><contributor>Sipper, Moshe ; Pérez-Uribe, Andrés ; Mange, Daniel</contributor><creatorcontrib>Kajitani, Isamu ; Hoshino, Tsutomu ; Nishikawa, Daisuke ; Yokoi, Hiroshi ; Nakaya, Shougo ; Yamauchi, Tsukasa ; Inuo, Takeshi ; Kajihara, Nobuki ; Iwata, Masaya ; Keymeulen, Didier ; Higuchi, Tetsuya ; Sipper, Moshe ; Pérez-Uribe, Andrés ; Mange, Daniel</creatorcontrib><description>The advantage of Evolvable Hardware (EHW) over traditional hardware is its capacity for dynamic and autonomous adaptation, which is achieved through by Genetic Algorithms (GAs). In most EHW implementations, these GAs are executed by software on a personal computer (PC) or workstation (WS). However, as a wider variety of applications come to utilize EHW, this is not always practical. One solution is to have the GA operations carried out by the hardware itself, by integrating these together with reconfigurable hardware logic like PLA (Programmble Logic Array) or FPGA (Field Programmable Gate Array) on to a single LSI chip. A compact and quickly reconfigurable EHW chip like this could service as an off-the-shelf device for practical applications that require on-line hardware reconfiguration. In this paper, we describe an integrated EHW LSI chip that consists of GA hardware, reconfigurable hardware logic, a chromosome memory, a training data memory, and a 16-bit CPU core (NEC V30). An application of this chip is also described in a myoelectric artificial hand, which is operated by muscular control signals. Although, work on using neural networks for this is being carried out, this approach is not very promising due to the long learning period required for neural networks. A simulation is presented showing that not only is the EHW performance slightly better than with neural networks, but that the learning time is considerably reduced.</description><identifier>ISSN: 0302-9743</identifier><identifier>ISBN: 3540649549</identifier><identifier>ISBN: 9783540649540</identifier><identifier>EISSN: 1611-3349</identifier><identifier>EISBN: 9783540499169</identifier><identifier>EISBN: 3540499164</identifier><identifier>DOI: 10.1007/BFb0057602</identifier><language>eng</language><publisher>Berlin, Heidelberg: Springer Berlin Heidelberg</publisher><subject>Applied sciences ; Electronics ; Exact sciences and technology ; Genetic Algorithm Program ; Input Pattern ; Integrated circuits ; Integrated circuits by function (including memories and processors) ; Myoelectric Signal ; Reconfigurable Hardware ; Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices ; Uniform Crossover</subject><ispartof>Evolvable Systems: From Biology to Hardware, 1998, p.1-12</ispartof><rights>Springer-Verlag Berlin Heidelberg 1998</rights><rights>1998 INIST-CNRS</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c258t-5393b0f73a6a728d71c39fa5b41ef9ce3b05b134f7e980b624fdbdfb4ffca5963</citedby></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://link.springer.com/content/pdf/10.1007/BFb0057602$$EPDF$$P50$$Gspringer$$H</linktopdf><linktohtml>$$Uhttps://link.springer.com/10.1007/BFb0057602$$EHTML$$P50$$Gspringer$$H</linktohtml><link.rule.ids>309,310,779,780,784,789,790,793,27925,38255,41442,42511</link.rule.ids><backlink>$$Uhttp://pascal-francis.inist.fr/vibad/index.php?action=getRecordDetail&amp;idt=2292509$$DView record in Pascal Francis$$Hfree_for_read</backlink></links><search><contributor>Sipper, Moshe</contributor><contributor>Pérez-Uribe, Andrés</contributor><contributor>Mange, Daniel</contributor><creatorcontrib>Kajitani, Isamu</creatorcontrib><creatorcontrib>Hoshino, Tsutomu</creatorcontrib><creatorcontrib>Nishikawa, Daisuke</creatorcontrib><creatorcontrib>Yokoi, Hiroshi</creatorcontrib><creatorcontrib>Nakaya, Shougo</creatorcontrib><creatorcontrib>Yamauchi, Tsukasa</creatorcontrib><creatorcontrib>Inuo, Takeshi</creatorcontrib><creatorcontrib>Kajihara, Nobuki</creatorcontrib><creatorcontrib>Iwata, Masaya</creatorcontrib><creatorcontrib>Keymeulen, Didier</creatorcontrib><creatorcontrib>Higuchi, Tetsuya</creatorcontrib><title>A gate-level EHW chip: Implementing GA operations and reconfigurable hardware on a single LSI</title><title>Evolvable Systems: From Biology to Hardware</title><description>The advantage of Evolvable Hardware (EHW) over traditional hardware is its capacity for dynamic and autonomous adaptation, which is achieved through by Genetic Algorithms (GAs). In most EHW implementations, these GAs are executed by software on a personal computer (PC) or workstation (WS). However, as a wider variety of applications come to utilize EHW, this is not always practical. One solution is to have the GA operations carried out by the hardware itself, by integrating these together with reconfigurable hardware logic like PLA (Programmble Logic Array) or FPGA (Field Programmable Gate Array) on to a single LSI chip. A compact and quickly reconfigurable EHW chip like this could service as an off-the-shelf device for practical applications that require on-line hardware reconfiguration. In this paper, we describe an integrated EHW LSI chip that consists of GA hardware, reconfigurable hardware logic, a chromosome memory, a training data memory, and a 16-bit CPU core (NEC V30). An application of this chip is also described in a myoelectric artificial hand, which is operated by muscular control signals. Although, work on using neural networks for this is being carried out, this approach is not very promising due to the long learning period required for neural networks. A simulation is presented showing that not only is the EHW performance slightly better than with neural networks, but that the learning time is considerably reduced.</description><subject>Applied sciences</subject><subject>Electronics</subject><subject>Exact sciences and technology</subject><subject>Genetic Algorithm Program</subject><subject>Input Pattern</subject><subject>Integrated circuits</subject><subject>Integrated circuits by function (including memories and processors)</subject><subject>Myoelectric Signal</subject><subject>Reconfigurable Hardware</subject><subject>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</subject><subject>Uniform Crossover</subject><issn>0302-9743</issn><issn>1611-3349</issn><isbn>3540649549</isbn><isbn>9783540649540</isbn><isbn>9783540499169</isbn><isbn>3540499164</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>1998</creationdate><recordtype>conference_proceeding</recordtype><recordid>eNpFkDtPwzAcxM1Loi1d-AQeGFgCfsb5s5WqL6kSAyAmFNmOnQbSJLIDiG9PKpCYTrrf3Q2H0CUlN5QQdXu_NIRIlRJ2hKagMi4FEQA0hWM0oimlCecCTtD4AFIBUsApGhFOWAJK8HM0jvGNEMIUsBF6neFS9y6p3aer8WL9gu2u6u7wZt_Vbu-avmpKvJrhtnNB91XbRKybAgdn28ZX5UfQpnZ4p0PxpYPDbYM1jkNnMLePmwt05nUd3fRPJ-h5uXiar5Ptw2ozn20Ty2TWJ5IDN8QrrlOtWFYoajl4LY2gzoN1A5SGcuGVg4yYlAlfmMIb4b3VElI-QVe_u52OVtc-6MZWMe9CtdfhO2cMmCQwxK5_Y3EgTelCbtr2PeaU5Idr8_9r-Q_LuGZI</recordid><startdate>19980101</startdate><enddate>19980101</enddate><creator>Kajitani, Isamu</creator><creator>Hoshino, Tsutomu</creator><creator>Nishikawa, Daisuke</creator><creator>Yokoi, Hiroshi</creator><creator>Nakaya, Shougo</creator><creator>Yamauchi, Tsukasa</creator><creator>Inuo, Takeshi</creator><creator>Kajihara, Nobuki</creator><creator>Iwata, Masaya</creator><creator>Keymeulen, Didier</creator><creator>Higuchi, Tetsuya</creator><general>Springer Berlin Heidelberg</general><general>Springer</general><scope>IQODW</scope></search><sort><creationdate>19980101</creationdate><title>A gate-level EHW chip: Implementing GA operations and reconfigurable hardware on a single LSI</title><author>Kajitani, Isamu ; Hoshino, Tsutomu ; Nishikawa, Daisuke ; Yokoi, Hiroshi ; Nakaya, Shougo ; Yamauchi, Tsukasa ; Inuo, Takeshi ; Kajihara, Nobuki ; Iwata, Masaya ; Keymeulen, Didier ; Higuchi, Tetsuya</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c258t-5393b0f73a6a728d71c39fa5b41ef9ce3b05b134f7e980b624fdbdfb4ffca5963</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>1998</creationdate><topic>Applied sciences</topic><topic>Electronics</topic><topic>Exact sciences and technology</topic><topic>Genetic Algorithm Program</topic><topic>Input Pattern</topic><topic>Integrated circuits</topic><topic>Integrated circuits by function (including memories and processors)</topic><topic>Myoelectric Signal</topic><topic>Reconfigurable Hardware</topic><topic>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</topic><topic>Uniform Crossover</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Kajitani, Isamu</creatorcontrib><creatorcontrib>Hoshino, Tsutomu</creatorcontrib><creatorcontrib>Nishikawa, Daisuke</creatorcontrib><creatorcontrib>Yokoi, Hiroshi</creatorcontrib><creatorcontrib>Nakaya, Shougo</creatorcontrib><creatorcontrib>Yamauchi, Tsukasa</creatorcontrib><creatorcontrib>Inuo, Takeshi</creatorcontrib><creatorcontrib>Kajihara, Nobuki</creatorcontrib><creatorcontrib>Iwata, Masaya</creatorcontrib><creatorcontrib>Keymeulen, Didier</creatorcontrib><creatorcontrib>Higuchi, Tetsuya</creatorcontrib><collection>Pascal-Francis</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Kajitani, Isamu</au><au>Hoshino, Tsutomu</au><au>Nishikawa, Daisuke</au><au>Yokoi, Hiroshi</au><au>Nakaya, Shougo</au><au>Yamauchi, Tsukasa</au><au>Inuo, Takeshi</au><au>Kajihara, Nobuki</au><au>Iwata, Masaya</au><au>Keymeulen, Didier</au><au>Higuchi, Tetsuya</au><au>Sipper, Moshe</au><au>Pérez-Uribe, Andrés</au><au>Mange, Daniel</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>A gate-level EHW chip: Implementing GA operations and reconfigurable hardware on a single LSI</atitle><btitle>Evolvable Systems: From Biology to Hardware</btitle><date>1998-01-01</date><risdate>1998</risdate><spage>1</spage><epage>12</epage><pages>1-12</pages><issn>0302-9743</issn><eissn>1611-3349</eissn><isbn>3540649549</isbn><isbn>9783540649540</isbn><eisbn>9783540499169</eisbn><eisbn>3540499164</eisbn><abstract>The advantage of Evolvable Hardware (EHW) over traditional hardware is its capacity for dynamic and autonomous adaptation, which is achieved through by Genetic Algorithms (GAs). In most EHW implementations, these GAs are executed by software on a personal computer (PC) or workstation (WS). However, as a wider variety of applications come to utilize EHW, this is not always practical. One solution is to have the GA operations carried out by the hardware itself, by integrating these together with reconfigurable hardware logic like PLA (Programmble Logic Array) or FPGA (Field Programmable Gate Array) on to a single LSI chip. A compact and quickly reconfigurable EHW chip like this could service as an off-the-shelf device for practical applications that require on-line hardware reconfiguration. In this paper, we describe an integrated EHW LSI chip that consists of GA hardware, reconfigurable hardware logic, a chromosome memory, a training data memory, and a 16-bit CPU core (NEC V30). An application of this chip is also described in a myoelectric artificial hand, which is operated by muscular control signals. Although, work on using neural networks for this is being carried out, this approach is not very promising due to the long learning period required for neural networks. A simulation is presented showing that not only is the EHW performance slightly better than with neural networks, but that the learning time is considerably reduced.</abstract><cop>Berlin, Heidelberg</cop><pub>Springer Berlin Heidelberg</pub><doi>10.1007/BFb0057602</doi><tpages>12</tpages></addata></record>
fulltext fulltext
identifier ISSN: 0302-9743
ispartof Evolvable Systems: From Biology to Hardware, 1998, p.1-12
issn 0302-9743
1611-3349
language eng
recordid cdi_pascalfrancis_primary_2292509
source Springer Books
subjects Applied sciences
Electronics
Exact sciences and technology
Genetic Algorithm Program
Input Pattern
Integrated circuits
Integrated circuits by function (including memories and processors)
Myoelectric Signal
Reconfigurable Hardware
Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices
Uniform Crossover
title A gate-level EHW chip: Implementing GA operations and reconfigurable hardware on a single LSI
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-23T17%3A31%3A59IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-pascalfrancis_sprin&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=A%20gate-level%20EHW%20chip:%20Implementing%20GA%20operations%20and%20reconfigurable%20hardware%20on%20a%20single%20LSI&rft.btitle=Evolvable%20Systems:%20From%20Biology%20to%20Hardware&rft.au=Kajitani,%20Isamu&rft.date=1998-01-01&rft.spage=1&rft.epage=12&rft.pages=1-12&rft.issn=0302-9743&rft.eissn=1611-3349&rft.isbn=3540649549&rft.isbn_list=9783540649540&rft_id=info:doi/10.1007/BFb0057602&rft_dat=%3Cpascalfrancis_sprin%3E2292509%3C/pascalfrancis_sprin%3E%3Curl%3E%3C/url%3E&rft.eisbn=9783540499169&rft.eisbn_list=3540499164&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true