Improvement of the Sensing Window on a Capacitorless 1T-DRAM of a FinFET-Based Unified RAM
A novel initialization concept is demonstrated to improve the program efficiency of the 1T-DRAM mode of unified random access memory (URAM). The proposed method involves boosting the gate-induced drain leakage current for the generation of excess holes by pretrapping electrons to the nitride layer p...
Gespeichert in:
Veröffentlicht in: | IEEE transactions on electron devices 2009-12, Vol.56 (12), p.3228-3231 |
---|---|
Hauptverfasser: | , , , , |
Format: | Artikel |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | 3231 |
---|---|
container_issue | 12 |
container_start_page | 3228 |
container_title | IEEE transactions on electron devices |
container_volume | 56 |
creator | CHOI, Sung-Jin HAN, Jin-Woo KIM, Chung-Jin KIM, Sungho CHOI, Yang-Kyu |
description | A novel initialization concept is demonstrated to improve the program efficiency of the 1T-DRAM mode of unified random access memory (URAM). The proposed method involves boosting the gate-induced drain leakage current for the generation of excess holes by pretrapping electrons to the nitride layer prior to the activation of 1T-DRAM mode. The proposed initialization concept doubles the current sensing window in 1T-DRAM operation. Due to the potential for soft erasing caused by hot-hole injections into electrons that are trapped in the nitride during the P/E cycling of 1T-DRAM, immunity against soft erasing is confirmed through a dc stress measurement as well. |
doi_str_mv | 10.1109/TED.2009.2033011 |
format | Article |
fullrecord | <record><control><sourceid>proquest_RIE</sourceid><recordid>TN_cdi_pascalfrancis_primary_22162474</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>5313887</ieee_id><sourcerecordid>869842507</sourcerecordid><originalsourceid>FETCH-LOGICAL-c383t-da6b7926df282321494747daeda02182c0c3fbca8044cacfd0fa280a39d626d53</originalsourceid><addsrcrecordid>eNp9kctLAzEQxoMoWB93wUsQ1NPWvDabHLXWByiCVgQvYcwmGtlm62ar-N-b0uLBg5cZhvl9k3x8CO1RMqSU6JPJ-HzICNG5cE4oXUMDWpZVoaWQ62hACFWF5opvoq2U3vMohWAD9Hw9nXXtp5u62OPW4_7N4QcXU4iv-CnEuv3CbcSARzADG_q2a1xKmE6K8_vT24UA8EWIF-NJcQbJ1fgxBh9yz9sdtOGhSW531bfRY-ZGV8XN3eX16PSmsPk7fVGDfKk0k7VninFGhRaVqGpwNRBGFbPEcv9iQREhLFhfEw9MEeC6lllV8m10vLybjXzMXerNNCTrmgaia-fJKKmVYCWpMnn0L8kl54wIlsGDP-B7O-9idmFUKTXTSi3eJUvIdm1KnfNm1oUpdN-GErPIxORMzCITs8okSw5XdyFZaHwH0Yb0q2OMSpbdZ25_yQXn3O-65JQrVfEf8lGRbw</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>856929885</pqid></control><display><type>article</type><title>Improvement of the Sensing Window on a Capacitorless 1T-DRAM of a FinFET-Based Unified RAM</title><source>IEEE Electronic Library (IEL)</source><creator>CHOI, Sung-Jin ; HAN, Jin-Woo ; KIM, Chung-Jin ; KIM, Sungho ; CHOI, Yang-Kyu</creator><creatorcontrib>CHOI, Sung-Jin ; HAN, Jin-Woo ; KIM, Chung-Jin ; KIM, Sungho ; CHOI, Yang-Kyu</creatorcontrib><description>A novel initialization concept is demonstrated to improve the program efficiency of the 1T-DRAM mode of unified random access memory (URAM). The proposed method involves boosting the gate-induced drain leakage current for the generation of excess holes by pretrapping electrons to the nitride layer prior to the activation of 1T-DRAM mode. The proposed initialization concept doubles the current sensing window in 1T-DRAM operation. Due to the potential for soft erasing caused by hot-hole injections into electrons that are trapped in the nitride during the P/E cycling of 1T-DRAM, immunity against soft erasing is confirmed through a dc stress measurement as well.</description><identifier>ISSN: 0018-9383</identifier><identifier>EISSN: 1557-9646</identifier><identifier>DOI: 10.1109/TED.2009.2033011</identifier><identifier>CODEN: IETDAI</identifier><language>eng</language><publisher>New York, NY: IEEE</publisher><subject>1T-DRAM ; Activation ; Applied sciences ; Capacitorless DRAM ; Compound structure devices ; Cycles ; Design. Technologies. Operation analysis. Testing ; Detection ; Drains ; DRAM chips ; Electron traps ; Electronics ; embedded memory ; Exact sciences and technology ; gate-induced drain leakage (GIDL) ; GIDL program ; Integrated circuits ; Integrated circuits by function (including memories and processors) ; Leakage current ; Logic gates ; Nitrides ; Random access memory ; Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices ; Sensors ; soft erasing ; SONOS ; SONOS devices ; Stress measurement ; Transistors ; unified random access memory (URAM)</subject><ispartof>IEEE transactions on electron devices, 2009-12, Vol.56 (12), p.3228-3231</ispartof><rights>2015 INIST-CNRS</rights><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2009</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c383t-da6b7926df282321494747daeda02182c0c3fbca8044cacfd0fa280a39d626d53</citedby><cites>FETCH-LOGICAL-c383t-da6b7926df282321494747daeda02182c0c3fbca8044cacfd0fa280a39d626d53</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/5313887$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,776,780,792,27901,27902,54733</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/5313887$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc><backlink>$$Uhttp://pascal-francis.inist.fr/vibad/index.php?action=getRecordDetail&idt=22162474$$DView record in Pascal Francis$$Hfree_for_read</backlink></links><search><creatorcontrib>CHOI, Sung-Jin</creatorcontrib><creatorcontrib>HAN, Jin-Woo</creatorcontrib><creatorcontrib>KIM, Chung-Jin</creatorcontrib><creatorcontrib>KIM, Sungho</creatorcontrib><creatorcontrib>CHOI, Yang-Kyu</creatorcontrib><title>Improvement of the Sensing Window on a Capacitorless 1T-DRAM of a FinFET-Based Unified RAM</title><title>IEEE transactions on electron devices</title><addtitle>TED</addtitle><description>A novel initialization concept is demonstrated to improve the program efficiency of the 1T-DRAM mode of unified random access memory (URAM). The proposed method involves boosting the gate-induced drain leakage current for the generation of excess holes by pretrapping electrons to the nitride layer prior to the activation of 1T-DRAM mode. The proposed initialization concept doubles the current sensing window in 1T-DRAM operation. Due to the potential for soft erasing caused by hot-hole injections into electrons that are trapped in the nitride during the P/E cycling of 1T-DRAM, immunity against soft erasing is confirmed through a dc stress measurement as well.</description><subject>1T-DRAM</subject><subject>Activation</subject><subject>Applied sciences</subject><subject>Capacitorless DRAM</subject><subject>Compound structure devices</subject><subject>Cycles</subject><subject>Design. Technologies. Operation analysis. Testing</subject><subject>Detection</subject><subject>Drains</subject><subject>DRAM chips</subject><subject>Electron traps</subject><subject>Electronics</subject><subject>embedded memory</subject><subject>Exact sciences and technology</subject><subject>gate-induced drain leakage (GIDL)</subject><subject>GIDL program</subject><subject>Integrated circuits</subject><subject>Integrated circuits by function (including memories and processors)</subject><subject>Leakage current</subject><subject>Logic gates</subject><subject>Nitrides</subject><subject>Random access memory</subject><subject>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</subject><subject>Sensors</subject><subject>soft erasing</subject><subject>SONOS</subject><subject>SONOS devices</subject><subject>Stress measurement</subject><subject>Transistors</subject><subject>unified random access memory (URAM)</subject><issn>0018-9383</issn><issn>1557-9646</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2009</creationdate><recordtype>article</recordtype><sourceid>RIE</sourceid><recordid>eNp9kctLAzEQxoMoWB93wUsQ1NPWvDabHLXWByiCVgQvYcwmGtlm62ar-N-b0uLBg5cZhvl9k3x8CO1RMqSU6JPJ-HzICNG5cE4oXUMDWpZVoaWQ62hACFWF5opvoq2U3vMohWAD9Hw9nXXtp5u62OPW4_7N4QcXU4iv-CnEuv3CbcSARzADG_q2a1xKmE6K8_vT24UA8EWIF-NJcQbJ1fgxBh9yz9sdtOGhSW531bfRY-ZGV8XN3eX16PSmsPk7fVGDfKk0k7VninFGhRaVqGpwNRBGFbPEcv9iQREhLFhfEw9MEeC6lllV8m10vLybjXzMXerNNCTrmgaia-fJKKmVYCWpMnn0L8kl54wIlsGDP-B7O-9idmFUKTXTSi3eJUvIdm1KnfNm1oUpdN-GErPIxORMzCITs8okSw5XdyFZaHwH0Yb0q2OMSpbdZ25_yQXn3O-65JQrVfEf8lGRbw</recordid><startdate>20091201</startdate><enddate>20091201</enddate><creator>CHOI, Sung-Jin</creator><creator>HAN, Jin-Woo</creator><creator>KIM, Chung-Jin</creator><creator>KIM, Sungho</creator><creator>CHOI, Yang-Kyu</creator><general>IEEE</general><general>Institute of Electrical and Electronics Engineers</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>97E</scope><scope>RIA</scope><scope>RIE</scope><scope>IQODW</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SP</scope><scope>8FD</scope><scope>L7M</scope><scope>F28</scope><scope>FR3</scope></search><sort><creationdate>20091201</creationdate><title>Improvement of the Sensing Window on a Capacitorless 1T-DRAM of a FinFET-Based Unified RAM</title><author>CHOI, Sung-Jin ; HAN, Jin-Woo ; KIM, Chung-Jin ; KIM, Sungho ; CHOI, Yang-Kyu</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c383t-da6b7926df282321494747daeda02182c0c3fbca8044cacfd0fa280a39d626d53</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2009</creationdate><topic>1T-DRAM</topic><topic>Activation</topic><topic>Applied sciences</topic><topic>Capacitorless DRAM</topic><topic>Compound structure devices</topic><topic>Cycles</topic><topic>Design. Technologies. Operation analysis. Testing</topic><topic>Detection</topic><topic>Drains</topic><topic>DRAM chips</topic><topic>Electron traps</topic><topic>Electronics</topic><topic>embedded memory</topic><topic>Exact sciences and technology</topic><topic>gate-induced drain leakage (GIDL)</topic><topic>GIDL program</topic><topic>Integrated circuits</topic><topic>Integrated circuits by function (including memories and processors)</topic><topic>Leakage current</topic><topic>Logic gates</topic><topic>Nitrides</topic><topic>Random access memory</topic><topic>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</topic><topic>Sensors</topic><topic>soft erasing</topic><topic>SONOS</topic><topic>SONOS devices</topic><topic>Stress measurement</topic><topic>Transistors</topic><topic>unified random access memory (URAM)</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>CHOI, Sung-Jin</creatorcontrib><creatorcontrib>HAN, Jin-Woo</creatorcontrib><creatorcontrib>KIM, Chung-Jin</creatorcontrib><creatorcontrib>KIM, Sungho</creatorcontrib><creatorcontrib>CHOI, Yang-Kyu</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE Electronic Library (IEL)</collection><collection>Pascal-Francis</collection><collection>CrossRef</collection><collection>Electronics & Communications Abstracts</collection><collection>Technology Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>ANTE: Abstracts in New Technology & Engineering</collection><collection>Engineering Research Database</collection><jtitle>IEEE transactions on electron devices</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>CHOI, Sung-Jin</au><au>HAN, Jin-Woo</au><au>KIM, Chung-Jin</au><au>KIM, Sungho</au><au>CHOI, Yang-Kyu</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Improvement of the Sensing Window on a Capacitorless 1T-DRAM of a FinFET-Based Unified RAM</atitle><jtitle>IEEE transactions on electron devices</jtitle><stitle>TED</stitle><date>2009-12-01</date><risdate>2009</risdate><volume>56</volume><issue>12</issue><spage>3228</spage><epage>3231</epage><pages>3228-3231</pages><issn>0018-9383</issn><eissn>1557-9646</eissn><coden>IETDAI</coden><abstract>A novel initialization concept is demonstrated to improve the program efficiency of the 1T-DRAM mode of unified random access memory (URAM). The proposed method involves boosting the gate-induced drain leakage current for the generation of excess holes by pretrapping electrons to the nitride layer prior to the activation of 1T-DRAM mode. The proposed initialization concept doubles the current sensing window in 1T-DRAM operation. Due to the potential for soft erasing caused by hot-hole injections into electrons that are trapped in the nitride during the P/E cycling of 1T-DRAM, immunity against soft erasing is confirmed through a dc stress measurement as well.</abstract><cop>New York, NY</cop><pub>IEEE</pub><doi>10.1109/TED.2009.2033011</doi><tpages>4</tpages></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | ISSN: 0018-9383 |
ispartof | IEEE transactions on electron devices, 2009-12, Vol.56 (12), p.3228-3231 |
issn | 0018-9383 1557-9646 |
language | eng |
recordid | cdi_pascalfrancis_primary_22162474 |
source | IEEE Electronic Library (IEL) |
subjects | 1T-DRAM Activation Applied sciences Capacitorless DRAM Compound structure devices Cycles Design. Technologies. Operation analysis. Testing Detection Drains DRAM chips Electron traps Electronics embedded memory Exact sciences and technology gate-induced drain leakage (GIDL) GIDL program Integrated circuits Integrated circuits by function (including memories and processors) Leakage current Logic gates Nitrides Random access memory Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices Sensors soft erasing SONOS SONOS devices Stress measurement Transistors unified random access memory (URAM) |
title | Improvement of the Sensing Window on a Capacitorless 1T-DRAM of a FinFET-Based Unified RAM |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-03T23%3A09%3A23IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Improvement%20of%20the%20Sensing%20Window%20on%20a%20Capacitorless%201T-DRAM%20of%20a%20FinFET-Based%20Unified%20RAM&rft.jtitle=IEEE%20transactions%20on%20electron%20devices&rft.au=CHOI,%20Sung-Jin&rft.date=2009-12-01&rft.volume=56&rft.issue=12&rft.spage=3228&rft.epage=3231&rft.pages=3228-3231&rft.issn=0018-9383&rft.eissn=1557-9646&rft.coden=IETDAI&rft_id=info:doi/10.1109/TED.2009.2033011&rft_dat=%3Cproquest_RIE%3E869842507%3C/proquest_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=856929885&rft_id=info:pmid/&rft_ieee_id=5313887&rfr_iscdi=true |