Systolic Architecture for Adaptive Censoring CFAR PI Detector

A new parallel algorithm for signal processing and a parallel systolic architecture of a robust Constant False Alarm Rate (CFAR) processor with post-detection integration and adaptive censoring (RACPI) is presented in the paper. This detector is effective in conditions of flow from strong impulse in...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Garvanov, Ivan, Kabakchiev, Christo, Daskalov, Plamen
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!