An Alternative Solution for Reconfigurable Coprocessors Hardware and Interface Synthesis
The design of co-processing and interface functions required in processor based control systems (PBCS) is subject to a hardware/software (Hw/Sw) co-design process that results in a tedious task demanding a lot of time and work. This paper proposes an alternative solution for re-configurable co-proce...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Buchkapitel |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 468 |
|---|---|
| container_issue | |
| container_start_page | 462 |
| container_title | |
| container_volume | |
| creator | Valdés, María D. Moure, María J. Mandado, Enrique Salaverría, Angel |
| description | The design of co-processing and interface functions required in processor based control systems (PBCS) is subject to a hardware/software (Hw/Sw) co-design process that results in a tedious task demanding a lot of time and work. This paper proposes an alternative solution for re-configurable co-processors rapid prototyping using a library containing over 200 reusable functions that makes the hardware design and synthesis process easier. The library has been developed to be implemented in a Xilinx FPGA but it can be easily portable to other FPGAs families. |
| doi_str_mv | 10.1007/978-3-540-48302-1_54 |
| format | Book Chapter |
| fullrecord | <record><control><sourceid>proquest_pasca</sourceid><recordid>TN_cdi_pascalfrancis_primary_1827497</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EBC3087807_59_480</sourcerecordid><originalsourceid>FETCH-LOGICAL-p1864-f8b3b8a0a715223673ad8919ca3358440bed2c10edfcd6ee5dc2d152923357ec3</originalsourceid><addsrcrecordid>eNotkE1P3DAQht0WKhbKP-ghh15DbY8T28fVigISEhIUiZs1cSaQNtipnaXi3-NlmctI835I8zD2XfAzwbn-abWpoW4Ur5UBLmvhGvWJHUO5vB_4Z7YSrRA1gLJf9kLbqkbLA7biu4TVCr6ylS26tpY3R-w05z-8DEgQQq_YwzpU62mhFHAZX6i6i9N2GWOohpiqW_IxDOPjNmE3UbWJc4qeco4pV5eY-v-YqMLQV1ehNAzoS_41LE-Ux_yNHQ44ZTr92Cfs_tf5781lfX1zcbVZX9ezMK2qB9NBZ5CjFo2U0GrA3lhhPQI0RineUS-94NQPvm-Jmt7LvlitLLomDyfsx753xuxxGhIGP2Y3p_EZ06sTRuryfLHJvS0XJTxScl2Mf7MT3O1Yu8LaQeHL3Ttat2NdQvDRneK_LeXF0S7lKSwJJ_-Ec3k7O-BGm9LR2BLm8AYwtn23</addsrcrecordid><sourcetype>Index Database</sourcetype><iscdi>true</iscdi><recordtype>book_chapter</recordtype><pqid>EBC3087807_59_480</pqid></control><display><type>book_chapter</type><title>An Alternative Solution for Reconfigurable Coprocessors Hardware and Interface Synthesis</title><source>Springer Books</source><creator>Valdés, María D. ; Moure, María J. ; Mandado, Enrique ; Salaverría, Angel</creator><contributor>Goos, Gerhard ; Hartmanis, Juris ; van Leeuwen, Jan ; Hartenstein, Reiner ; Lysaght, Patrick ; Irvine, James</contributor><creatorcontrib>Valdés, María D. ; Moure, María J. ; Mandado, Enrique ; Salaverría, Angel ; Goos, Gerhard ; Hartmanis, Juris ; van Leeuwen, Jan ; Hartenstein, Reiner ; Lysaght, Patrick ; Irvine, James</creatorcontrib><description>The design of co-processing and interface functions required in processor based control systems (PBCS) is subject to a hardware/software (Hw/Sw) co-design process that results in a tedious task demanding a lot of time and work. This paper proposes an alternative solution for re-configurable co-processors rapid prototyping using a library containing over 200 reusable functions that makes the hardware design and synthesis process easier. The library has been developed to be implemented in a Xilinx FPGA but it can be easily portable to other FPGAs families.</description><identifier>ISSN: 0302-9743</identifier><identifier>ISBN: 3540664572</identifier><identifier>ISBN: 9783540664574</identifier><identifier>EISSN: 1611-3349</identifier><identifier>EISBN: 3540483020</identifier><identifier>EISBN: 9783540483021</identifier><identifier>DOI: 10.1007/978-3-540-48302-1_54</identifier><identifier>OCLC: 934979905</identifier><identifier>LCCallNum: TK7895.G36.F545 1999</identifier><language>eng</language><publisher>Germany: Springer Berlin / Heidelberg</publisher><subject>Applied sciences ; Computer science; control theory; systems ; Computer systems ; Computer systems performance. Reliability ; Electronics ; Exact sciences and technology ; Hardware ; Software</subject><ispartof>Field Programmable Logic and Applications, 1999, p.462-468</ispartof><rights>Springer-Verlag Berlin Heidelberg 1999</rights><rights>1999 INIST-CNRS</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><relation>Lecture Notes in Computer Science</relation></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Uhttps://ebookcentral.proquest.com/covers/3087807-l.jpg</thumbnail><linktopdf>$$Uhttps://link.springer.com/content/pdf/10.1007/978-3-540-48302-1_54$$EPDF$$P50$$Gspringer$$H</linktopdf><linktohtml>$$Uhttps://link.springer.com/10.1007/978-3-540-48302-1_54$$EHTML$$P50$$Gspringer$$H</linktohtml><link.rule.ids>310,311,780,781,785,790,791,794,4051,4052,27929,38259,41446,42515</link.rule.ids><backlink>$$Uhttp://pascal-francis.inist.fr/vibad/index.php?action=getRecordDetail&idt=1827497$$DView record in Pascal Francis$$Hfree_for_read</backlink></links><search><contributor>Goos, Gerhard</contributor><contributor>Hartmanis, Juris</contributor><contributor>van Leeuwen, Jan</contributor><contributor>Hartenstein, Reiner</contributor><contributor>Lysaght, Patrick</contributor><contributor>Irvine, James</contributor><creatorcontrib>Valdés, María D.</creatorcontrib><creatorcontrib>Moure, María J.</creatorcontrib><creatorcontrib>Mandado, Enrique</creatorcontrib><creatorcontrib>Salaverría, Angel</creatorcontrib><title>An Alternative Solution for Reconfigurable Coprocessors Hardware and Interface Synthesis</title><title>Field Programmable Logic and Applications</title><description>The design of co-processing and interface functions required in processor based control systems (PBCS) is subject to a hardware/software (Hw/Sw) co-design process that results in a tedious task demanding a lot of time and work. This paper proposes an alternative solution for re-configurable co-processors rapid prototyping using a library containing over 200 reusable functions that makes the hardware design and synthesis process easier. The library has been developed to be implemented in a Xilinx FPGA but it can be easily portable to other FPGAs families.</description><subject>Applied sciences</subject><subject>Computer science; control theory; systems</subject><subject>Computer systems</subject><subject>Computer systems performance. Reliability</subject><subject>Electronics</subject><subject>Exact sciences and technology</subject><subject>Hardware</subject><subject>Software</subject><issn>0302-9743</issn><issn>1611-3349</issn><isbn>3540664572</isbn><isbn>9783540664574</isbn><isbn>3540483020</isbn><isbn>9783540483021</isbn><fulltext>true</fulltext><rsrctype>book_chapter</rsrctype><creationdate>1999</creationdate><recordtype>book_chapter</recordtype><recordid>eNotkE1P3DAQht0WKhbKP-ghh15DbY8T28fVigISEhIUiZs1cSaQNtipnaXi3-NlmctI835I8zD2XfAzwbn-abWpoW4Ur5UBLmvhGvWJHUO5vB_4Z7YSrRA1gLJf9kLbqkbLA7biu4TVCr6ylS26tpY3R-w05z-8DEgQQq_YwzpU62mhFHAZX6i6i9N2GWOohpiqW_IxDOPjNmE3UbWJc4qeco4pV5eY-v-YqMLQV1ehNAzoS_41LE-Ux_yNHQ44ZTr92Cfs_tf5781lfX1zcbVZX9ezMK2qB9NBZ5CjFo2U0GrA3lhhPQI0RineUS-94NQPvm-Jmt7LvlitLLomDyfsx753xuxxGhIGP2Y3p_EZ06sTRuryfLHJvS0XJTxScl2Mf7MT3O1Yu8LaQeHL3Ttat2NdQvDRneK_LeXF0S7lKSwJJ_-Ec3k7O-BGm9LR2BLm8AYwtn23</recordid><startdate>1999</startdate><enddate>1999</enddate><creator>Valdés, María D.</creator><creator>Moure, María J.</creator><creator>Mandado, Enrique</creator><creator>Salaverría, Angel</creator><general>Springer Berlin / Heidelberg</general><general>Springer Berlin Heidelberg</general><general>Springer</general><scope>FFUUA</scope><scope>IQODW</scope></search><sort><creationdate>1999</creationdate><title>An Alternative Solution for Reconfigurable Coprocessors Hardware and Interface Synthesis</title><author>Valdés, María D. ; Moure, María J. ; Mandado, Enrique ; Salaverría, Angel</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-p1864-f8b3b8a0a715223673ad8919ca3358440bed2c10edfcd6ee5dc2d152923357ec3</frbrgroupid><rsrctype>book_chapters</rsrctype><prefilter>book_chapters</prefilter><language>eng</language><creationdate>1999</creationdate><topic>Applied sciences</topic><topic>Computer science; control theory; systems</topic><topic>Computer systems</topic><topic>Computer systems performance. Reliability</topic><topic>Electronics</topic><topic>Exact sciences and technology</topic><topic>Hardware</topic><topic>Software</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Valdés, María D.</creatorcontrib><creatorcontrib>Moure, María J.</creatorcontrib><creatorcontrib>Mandado, Enrique</creatorcontrib><creatorcontrib>Salaverría, Angel</creatorcontrib><collection>ProQuest Ebook Central - Book Chapters - Demo use only</collection><collection>Pascal-Francis</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Valdés, María D.</au><au>Moure, María J.</au><au>Mandado, Enrique</au><au>Salaverría, Angel</au><au>Goos, Gerhard</au><au>Hartmanis, Juris</au><au>van Leeuwen, Jan</au><au>Hartenstein, Reiner</au><au>Lysaght, Patrick</au><au>Irvine, James</au><format>book</format><genre>bookitem</genre><ristype>CHAP</ristype><atitle>An Alternative Solution for Reconfigurable Coprocessors Hardware and Interface Synthesis</atitle><btitle>Field Programmable Logic and Applications</btitle><seriestitle>Lecture Notes in Computer Science</seriestitle><date>1999</date><risdate>1999</risdate><spage>462</spage><epage>468</epage><pages>462-468</pages><issn>0302-9743</issn><eissn>1611-3349</eissn><isbn>3540664572</isbn><isbn>9783540664574</isbn><eisbn>3540483020</eisbn><eisbn>9783540483021</eisbn><abstract>The design of co-processing and interface functions required in processor based control systems (PBCS) is subject to a hardware/software (Hw/Sw) co-design process that results in a tedious task demanding a lot of time and work. This paper proposes an alternative solution for re-configurable co-processors rapid prototyping using a library containing over 200 reusable functions that makes the hardware design and synthesis process easier. The library has been developed to be implemented in a Xilinx FPGA but it can be easily portable to other FPGAs families.</abstract><cop>Germany</cop><pub>Springer Berlin / Heidelberg</pub><doi>10.1007/978-3-540-48302-1_54</doi><oclcid>934979905</oclcid><tpages>7</tpages></addata></record> |
| fulltext | fulltext |
| identifier | ISSN: 0302-9743 |
| ispartof | Field Programmable Logic and Applications, 1999, p.462-468 |
| issn | 0302-9743 1611-3349 |
| language | eng |
| recordid | cdi_pascalfrancis_primary_1827497 |
| source | Springer Books |
| subjects | Applied sciences Computer science control theory systems Computer systems Computer systems performance. Reliability Electronics Exact sciences and technology Hardware Software |
| title | An Alternative Solution for Reconfigurable Coprocessors Hardware and Interface Synthesis |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-16T15%3A10%3A27IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_pasca&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=bookitem&rft.atitle=An%20Alternative%20Solution%20for%20Reconfigurable%20Coprocessors%20Hardware%20and%20Interface%20Synthesis&rft.btitle=Field%20Programmable%20Logic%20and%20Applications&rft.au=Vald%C3%A9s,%20Mar%C3%ADa%20D.&rft.date=1999&rft.spage=462&rft.epage=468&rft.pages=462-468&rft.issn=0302-9743&rft.eissn=1611-3349&rft.isbn=3540664572&rft.isbn_list=9783540664574&rft_id=info:doi/10.1007/978-3-540-48302-1_54&rft_dat=%3Cproquest_pasca%3EEBC3087807_59_480%3C/proquest_pasca%3E%3Curl%3E%3C/url%3E&rft.eisbn=3540483020&rft.eisbn_list=9783540483021&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=EBC3087807_59_480&rft_id=info:pmid/&rfr_iscdi=true |