PSK Signalling on NoC Buses
A novel self-timed communication protocol is based upon phase-modulation of a reference signal. The reference and the data are sent on the same transmission lines and the data can be recovered observing the sequence of events on the same lines. The sender block consists of a reference generator and...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Tagungsbericht |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 296 |
|---|---|
| container_issue | |
| container_start_page | 286 |
| container_title | |
| container_volume | |
| creator | D’Alessandro, Crescenzo Shang, Delong Bystrov, Alex Yakovlev, Alex |
| description | A novel self-timed communication protocol is based upon phase-modulation of a reference signal. The reference and the data are sent on the same transmission lines and the data can be recovered observing the sequence of events on the same lines. The sender block consists of a reference generator and variable-delay elements, while the receiver includes a delay-locked loop for synchronization and a mutual exclusion element with additional logic (validity bit and FIFO) for data recovery. This protocol exhibits high robustness with respect to transient errors caused by narrow pulse interference, usually associated with crosstalk and radiation. |
| doi_str_mv | 10.1007/11556930_30 |
| format | Conference Proceeding |
| fullrecord | <record><control><sourceid>pascalfrancis_sprin</sourceid><recordid>TN_cdi_pascalfrancis_primary_17162810</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>17162810</sourcerecordid><originalsourceid>FETCH-LOGICAL-p1340-ad2c45e197fa93a53b368b10a7504492dd85167207f14bbb3938cb3ea6b40cd83</originalsourceid><addsrcrecordid>eNpNkDlPxDAUhM0lEZZUlDRpKCgC7_n5LNmIS6wAaaG27FwKhGQVi4J_T1ZLwTRTzKcpPsbOEK4QQF8jSqksgSPYYyckBRAHA2qfJagQcyJhD1hqtdlu3AISHrIECHhutaBjlsb4AXMIDQmesPPX9VO27trB9303tNk4ZM9jkS2_Yx1P2VHj-1inf71g73e3b8VDvnq5fyxuVvkGSUDuK14KWaPVjbfkJQVSJiB4LUEIy6vKSFSag25QhBDIkikD1V4FAWVlaMEudr8bH0vfN5Mfyi66zdR9-enHoUbFDcLMXe64OE9DW08ujONndAhua8f9s0O_T85NqA</addsrcrecordid><sourcetype>Index Database</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>PSK Signalling on NoC Buses</title><source>Springer Books</source><creator>D’Alessandro, Crescenzo ; Shang, Delong ; Bystrov, Alex ; Yakovlev, Alex</creator><contributor>Paliouras, Vassilis ; Vounckx, Johan ; Verkest, Diederik</contributor><creatorcontrib>D’Alessandro, Crescenzo ; Shang, Delong ; Bystrov, Alex ; Yakovlev, Alex ; Paliouras, Vassilis ; Vounckx, Johan ; Verkest, Diederik</creatorcontrib><description>A novel self-timed communication protocol is based upon phase-modulation of a reference signal. The reference and the data are sent on the same transmission lines and the data can be recovered observing the sequence of events on the same lines. The sender block consists of a reference generator and variable-delay elements, while the receiver includes a delay-locked loop for synchronization and a mutual exclusion element with additional logic (validity bit and FIFO) for data recovery. This protocol exhibits high robustness with respect to transient errors caused by narrow pulse interference, usually associated with crosstalk and radiation.</description><identifier>ISSN: 0302-9743</identifier><identifier>ISBN: 9783540290131</identifier><identifier>ISBN: 3540290133</identifier><identifier>EISSN: 1611-3349</identifier><identifier>EISBN: 3540320806</identifier><identifier>EISBN: 9783540320807</identifier><identifier>DOI: 10.1007/11556930_30</identifier><language>eng</language><publisher>Berlin, Heidelberg: Springer Berlin Heidelberg</publisher><subject>Applied sciences ; Circuit properties ; Circuits of signal characteristics conditioning (including delay circuits) ; Design. Technologies. Operation analysis. Testing ; Electric, optical and optoelectronic circuits ; Electronic circuits ; Electronic equipment and fabrication. Passive components, printed wiring boards, connectics ; Electronics ; Event Window ; Exact sciences and technology ; Integrated circuits ; Phase Detector ; Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices ; Single Event Upset ; Transient Fault ; Transmission Line</subject><ispartof>Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation, 2005, p.286-296</ispartof><rights>Springer-Verlag Berlin Heidelberg 2005</rights><rights>2005 INIST-CNRS</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://link.springer.com/content/pdf/10.1007/11556930_30$$EPDF$$P50$$Gspringer$$H</linktopdf><linktohtml>$$Uhttps://link.springer.com/10.1007/11556930_30$$EHTML$$P50$$Gspringer$$H</linktohtml><link.rule.ids>309,310,775,776,780,785,786,789,4036,4037,27902,38232,41418,42487</link.rule.ids><backlink>$$Uhttp://pascal-francis.inist.fr/vibad/index.php?action=getRecordDetail&idt=17162810$$DView record in Pascal Francis$$Hfree_for_read</backlink></links><search><contributor>Paliouras, Vassilis</contributor><contributor>Vounckx, Johan</contributor><contributor>Verkest, Diederik</contributor><creatorcontrib>D’Alessandro, Crescenzo</creatorcontrib><creatorcontrib>Shang, Delong</creatorcontrib><creatorcontrib>Bystrov, Alex</creatorcontrib><creatorcontrib>Yakovlev, Alex</creatorcontrib><title>PSK Signalling on NoC Buses</title><title>Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation</title><description>A novel self-timed communication protocol is based upon phase-modulation of a reference signal. The reference and the data are sent on the same transmission lines and the data can be recovered observing the sequence of events on the same lines. The sender block consists of a reference generator and variable-delay elements, while the receiver includes a delay-locked loop for synchronization and a mutual exclusion element with additional logic (validity bit and FIFO) for data recovery. This protocol exhibits high robustness with respect to transient errors caused by narrow pulse interference, usually associated with crosstalk and radiation.</description><subject>Applied sciences</subject><subject>Circuit properties</subject><subject>Circuits of signal characteristics conditioning (including delay circuits)</subject><subject>Design. Technologies. Operation analysis. Testing</subject><subject>Electric, optical and optoelectronic circuits</subject><subject>Electronic circuits</subject><subject>Electronic equipment and fabrication. Passive components, printed wiring boards, connectics</subject><subject>Electronics</subject><subject>Event Window</subject><subject>Exact sciences and technology</subject><subject>Integrated circuits</subject><subject>Phase Detector</subject><subject>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</subject><subject>Single Event Upset</subject><subject>Transient Fault</subject><subject>Transmission Line</subject><issn>0302-9743</issn><issn>1611-3349</issn><isbn>9783540290131</isbn><isbn>3540290133</isbn><isbn>3540320806</isbn><isbn>9783540320807</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2005</creationdate><recordtype>conference_proceeding</recordtype><recordid>eNpNkDlPxDAUhM0lEZZUlDRpKCgC7_n5LNmIS6wAaaG27FwKhGQVi4J_T1ZLwTRTzKcpPsbOEK4QQF8jSqksgSPYYyckBRAHA2qfJagQcyJhD1hqtdlu3AISHrIECHhutaBjlsb4AXMIDQmesPPX9VO27trB9303tNk4ZM9jkS2_Yx1P2VHj-1inf71g73e3b8VDvnq5fyxuVvkGSUDuK14KWaPVjbfkJQVSJiB4LUEIy6vKSFSag25QhBDIkikD1V4FAWVlaMEudr8bH0vfN5Mfyi66zdR9-enHoUbFDcLMXe64OE9DW08ujONndAhua8f9s0O_T85NqA</recordid><startdate>2005</startdate><enddate>2005</enddate><creator>D’Alessandro, Crescenzo</creator><creator>Shang, Delong</creator><creator>Bystrov, Alex</creator><creator>Yakovlev, Alex</creator><general>Springer Berlin Heidelberg</general><general>Springer</general><scope>IQODW</scope></search><sort><creationdate>2005</creationdate><title>PSK Signalling on NoC Buses</title><author>D’Alessandro, Crescenzo ; Shang, Delong ; Bystrov, Alex ; Yakovlev, Alex</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-p1340-ad2c45e197fa93a53b368b10a7504492dd85167207f14bbb3938cb3ea6b40cd83</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2005</creationdate><topic>Applied sciences</topic><topic>Circuit properties</topic><topic>Circuits of signal characteristics conditioning (including delay circuits)</topic><topic>Design. Technologies. Operation analysis. Testing</topic><topic>Electric, optical and optoelectronic circuits</topic><topic>Electronic circuits</topic><topic>Electronic equipment and fabrication. Passive components, printed wiring boards, connectics</topic><topic>Electronics</topic><topic>Event Window</topic><topic>Exact sciences and technology</topic><topic>Integrated circuits</topic><topic>Phase Detector</topic><topic>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</topic><topic>Single Event Upset</topic><topic>Transient Fault</topic><topic>Transmission Line</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>D’Alessandro, Crescenzo</creatorcontrib><creatorcontrib>Shang, Delong</creatorcontrib><creatorcontrib>Bystrov, Alex</creatorcontrib><creatorcontrib>Yakovlev, Alex</creatorcontrib><collection>Pascal-Francis</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>D’Alessandro, Crescenzo</au><au>Shang, Delong</au><au>Bystrov, Alex</au><au>Yakovlev, Alex</au><au>Paliouras, Vassilis</au><au>Vounckx, Johan</au><au>Verkest, Diederik</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>PSK Signalling on NoC Buses</atitle><btitle>Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation</btitle><date>2005</date><risdate>2005</risdate><spage>286</spage><epage>296</epage><pages>286-296</pages><issn>0302-9743</issn><eissn>1611-3349</eissn><isbn>9783540290131</isbn><isbn>3540290133</isbn><eisbn>3540320806</eisbn><eisbn>9783540320807</eisbn><abstract>A novel self-timed communication protocol is based upon phase-modulation of a reference signal. The reference and the data are sent on the same transmission lines and the data can be recovered observing the sequence of events on the same lines. The sender block consists of a reference generator and variable-delay elements, while the receiver includes a delay-locked loop for synchronization and a mutual exclusion element with additional logic (validity bit and FIFO) for data recovery. This protocol exhibits high robustness with respect to transient errors caused by narrow pulse interference, usually associated with crosstalk and radiation.</abstract><cop>Berlin, Heidelberg</cop><pub>Springer Berlin Heidelberg</pub><doi>10.1007/11556930_30</doi><tpages>11</tpages></addata></record> |
| fulltext | fulltext |
| identifier | ISSN: 0302-9743 |
| ispartof | Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation, 2005, p.286-296 |
| issn | 0302-9743 1611-3349 |
| language | eng |
| recordid | cdi_pascalfrancis_primary_17162810 |
| source | Springer Books |
| subjects | Applied sciences Circuit properties Circuits of signal characteristics conditioning (including delay circuits) Design. Technologies. Operation analysis. Testing Electric, optical and optoelectronic circuits Electronic circuits Electronic equipment and fabrication. Passive components, printed wiring boards, connectics Electronics Event Window Exact sciences and technology Integrated circuits Phase Detector Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices Single Event Upset Transient Fault Transmission Line |
| title | PSK Signalling on NoC Buses |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-15T18%3A48%3A09IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-pascalfrancis_sprin&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=PSK%20Signalling%20on%20NoC%20Buses&rft.btitle=Integrated%20Circuit%20and%20System%20Design.%20Power%20and%20Timing%20Modeling,%20Optimization%20and%20Simulation&rft.au=D%E2%80%99Alessandro,%20Crescenzo&rft.date=2005&rft.spage=286&rft.epage=296&rft.pages=286-296&rft.issn=0302-9743&rft.eissn=1611-3349&rft.isbn=9783540290131&rft.isbn_list=3540290133&rft_id=info:doi/10.1007/11556930_30&rft_dat=%3Cpascalfrancis_sprin%3E17162810%3C/pascalfrancis_sprin%3E%3Curl%3E%3C/url%3E&rft.eisbn=3540320806&rft.eisbn_list=9783540320807&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |