FERP Interface and Interconnect Cores for Stream Processing Applications
As SoC technology use increases, the question arises of how to connect the on-chip components. Current solutions use familiar components (such as busses and direct links) but these have throughput concerns and unnecessarily complicate the system design. This paper introduces the full/empty register...
Gespeichert in:
Hauptverfasser: | , |
---|---|
Format: | Tagungsbericht |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Schreiben Sie den ersten Kommentar!