Metrics for Digital Signal Processing Architectures Characterization: Remanence and Scalability
SoCs became reality: an increasing number of products powered by this type of circuits hits the market. Reduced power consumption, increased performance are some of the usually stated benefits. Besides approaches aiming at enabling system level exploration for multiple million gates designs, like th...
Gespeichert in:
| Hauptverfasser: | , , , , , |
|---|---|
| Format: | Buchkapitel |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 137 |
|---|---|
| container_issue | |
| container_start_page | 128 |
| container_title | |
| container_volume | 3133 |
| creator | Benoit, Pascal Sassatelli, Gilles Torres, Lionel Demigny, Didier Robert, Michel Cambon, Gaston |
| description | SoCs became reality: an increasing number of products powered by this type of circuits hits the market. Reduced power consumption, increased performance are some of the usually stated benefits. Besides approaches aiming at enabling system level exploration for multiple million gates designs, like the SystemC initiative, choosing the right IP core, or the right set of parameters among those available is not straightforward. In this article we first present a generic model for digital signal processing architectures. Several metrics, later referred as Remanence and Operative Density are presented in this paper. The methodology is illustrated through a case study. |
| doi_str_mv | 10.1007/978-3-540-27776-7_14 |
| format | Book Chapter |
| fullrecord | <record><control><sourceid>proquest_pasca</sourceid><recordid>TN_cdi_pascalfrancis_primary_16075754</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EBC3087326_20_138</sourcerecordid><originalsourceid>FETCH-LOGICAL-p318t-b2d26519f842ef60335cb78a19c93e7010b092ede08a4151517476c28ce6fa053</originalsourceid><addsrcrecordid>eNotkE9PHDEMxdM_VGxhv0EPc-GYNolnxklvaCltJaoiaM9RJuvZDQyZJQkH-umbXbAPlt6zn6UfY5-k-CyFwC8GNQfetYIrROw5Wtm-YcsqQxUPGr5lC9lLyQFa8459PBgKEMV7thAgFDfYwge2MNVHjUods2XOd6KWVGg6tWD2F5UUfG7GOTUXYROKm5rbsIl1XKfZU84hbprz5LehkC9PiXKz2rrkfKEU_rkS5vi1uaEHFyl6alxcN7feTW4IUyjPp-xodFOm5es8YX8vv_1Z_eBXv7__XJ1f8R1IXfig1qrvpBl1q2jsBUDnB9ROGm-AUEgxCKNoTUK7Vna1scXeK-2pH53o4ISdveTuXK7fx-SiD9nuUnhw6dnKXmCHXVv31MterlbcULLDPN9nK4XdY7eVkwVbQdoDYrvHXo_gNTzNj0-Ui6X9ladYkpv81u0qi2xBaATVW1WzQMN_a2-Abg</addsrcrecordid><sourcetype>Index Database</sourcetype><iscdi>true</iscdi><recordtype>book_chapter</recordtype><pqid>EBC3087326_20_138</pqid></control><display><type>book_chapter</type><title>Metrics for Digital Signal Processing Architectures Characterization: Remanence and Scalability</title><source>Springer Books</source><creator>Benoit, Pascal ; Sassatelli, Gilles ; Torres, Lionel ; Demigny, Didier ; Robert, Michel ; Cambon, Gaston</creator><contributor>Vassiliadis, Stamatis ; Pimentel, Andy ; Pimentel, Andy D. ; Vassiliadis, Stamatis</contributor><creatorcontrib>Benoit, Pascal ; Sassatelli, Gilles ; Torres, Lionel ; Demigny, Didier ; Robert, Michel ; Cambon, Gaston ; Vassiliadis, Stamatis ; Pimentel, Andy ; Pimentel, Andy D. ; Vassiliadis, Stamatis</creatorcontrib><description>SoCs became reality: an increasing number of products powered by this type of circuits hits the market. Reduced power consumption, increased performance are some of the usually stated benefits. Besides approaches aiming at enabling system level exploration for multiple million gates designs, like the SystemC initiative, choosing the right IP core, or the right set of parameters among those available is not straightforward. In this article we first present a generic model for digital signal processing architectures. Several metrics, later referred as Remanence and Operative Density are presented in this paper. The methodology is illustrated through a case study.</description><identifier>ISSN: 0302-9743</identifier><identifier>ISBN: 3540223770</identifier><identifier>ISBN: 9783540223771</identifier><identifier>EISSN: 1611-3349</identifier><identifier>EISBN: 9783540277767</identifier><identifier>EISBN: 3540277765</identifier><identifier>DOI: 10.1007/978-3-540-27776-7_14</identifier><identifier>OCLC: 934978722</identifier><identifier>LCCallNum: QA75.5-76.95</identifier><language>eng</language><publisher>Germany: Springer Berlin / Heidelberg</publisher><subject>Applied sciences ; Computer science; control theory; systems ; Configuration Layer ; Configuration Memory ; Electronics ; Exact sciences and technology ; Global Mode ; Integrated circuits ; Integrated circuits by function (including memories and processors) ; Language processing and microprogramming ; RISC Processor ; Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices ; Silicon Area ; Software</subject><ispartof>Computer Systems: Architectures, Modeling, and Simulation, 2004, Vol.3133, p.128-137</ispartof><rights>Springer-Verlag Berlin Heidelberg 2004</rights><rights>2004 INIST-CNRS</rights><lds50>peer_reviewed</lds50><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed><relation>Lecture Notes in Computer Science</relation></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Uhttps://ebookcentral.proquest.com/covers/3087326-l.jpg</thumbnail><linktopdf>$$Uhttps://link.springer.com/content/pdf/10.1007/978-3-540-27776-7_14$$EPDF$$P50$$Gspringer$$H</linktopdf><linktohtml>$$Uhttps://link.springer.com/10.1007/978-3-540-27776-7_14$$EHTML$$P50$$Gspringer$$H</linktohtml><link.rule.ids>309,310,775,776,780,785,786,789,4035,4036,27904,38234,41421,42490</link.rule.ids><backlink>$$Uhttp://pascal-francis.inist.fr/vibad/index.php?action=getRecordDetail&idt=16075754$$DView record in Pascal Francis$$Hfree_for_read</backlink></links><search><contributor>Vassiliadis, Stamatis</contributor><contributor>Pimentel, Andy</contributor><contributor>Pimentel, Andy D.</contributor><contributor>Vassiliadis, Stamatis</contributor><creatorcontrib>Benoit, Pascal</creatorcontrib><creatorcontrib>Sassatelli, Gilles</creatorcontrib><creatorcontrib>Torres, Lionel</creatorcontrib><creatorcontrib>Demigny, Didier</creatorcontrib><creatorcontrib>Robert, Michel</creatorcontrib><creatorcontrib>Cambon, Gaston</creatorcontrib><title>Metrics for Digital Signal Processing Architectures Characterization: Remanence and Scalability</title><title>Computer Systems: Architectures, Modeling, and Simulation</title><description>SoCs became reality: an increasing number of products powered by this type of circuits hits the market. Reduced power consumption, increased performance are some of the usually stated benefits. Besides approaches aiming at enabling system level exploration for multiple million gates designs, like the SystemC initiative, choosing the right IP core, or the right set of parameters among those available is not straightforward. In this article we first present a generic model for digital signal processing architectures. Several metrics, later referred as Remanence and Operative Density are presented in this paper. The methodology is illustrated through a case study.</description><subject>Applied sciences</subject><subject>Computer science; control theory; systems</subject><subject>Configuration Layer</subject><subject>Configuration Memory</subject><subject>Electronics</subject><subject>Exact sciences and technology</subject><subject>Global Mode</subject><subject>Integrated circuits</subject><subject>Integrated circuits by function (including memories and processors)</subject><subject>Language processing and microprogramming</subject><subject>RISC Processor</subject><subject>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</subject><subject>Silicon Area</subject><subject>Software</subject><issn>0302-9743</issn><issn>1611-3349</issn><isbn>3540223770</isbn><isbn>9783540223771</isbn><isbn>9783540277767</isbn><isbn>3540277765</isbn><fulltext>true</fulltext><rsrctype>book_chapter</rsrctype><creationdate>2004</creationdate><recordtype>book_chapter</recordtype><recordid>eNotkE9PHDEMxdM_VGxhv0EPc-GYNolnxklvaCltJaoiaM9RJuvZDQyZJQkH-umbXbAPlt6zn6UfY5-k-CyFwC8GNQfetYIrROw5Wtm-YcsqQxUPGr5lC9lLyQFa8459PBgKEMV7thAgFDfYwge2MNVHjUods2XOd6KWVGg6tWD2F5UUfG7GOTUXYROKm5rbsIl1XKfZU84hbprz5LehkC9PiXKz2rrkfKEU_rkS5vi1uaEHFyl6alxcN7feTW4IUyjPp-xodFOm5es8YX8vv_1Z_eBXv7__XJ1f8R1IXfig1qrvpBl1q2jsBUDnB9ROGm-AUEgxCKNoTUK7Vna1scXeK-2pH53o4ISdveTuXK7fx-SiD9nuUnhw6dnKXmCHXVv31MterlbcULLDPN9nK4XdY7eVkwVbQdoDYrvHXo_gNTzNj0-Ui6X9ladYkpv81u0qi2xBaATVW1WzQMN_a2-Abg</recordid><startdate>2004</startdate><enddate>2004</enddate><creator>Benoit, Pascal</creator><creator>Sassatelli, Gilles</creator><creator>Torres, Lionel</creator><creator>Demigny, Didier</creator><creator>Robert, Michel</creator><creator>Cambon, Gaston</creator><general>Springer Berlin / Heidelberg</general><general>Springer Berlin Heidelberg</general><general>Springer</general><scope>FFUUA</scope><scope>IQODW</scope></search><sort><creationdate>2004</creationdate><title>Metrics for Digital Signal Processing Architectures Characterization: Remanence and Scalability</title><author>Benoit, Pascal ; Sassatelli, Gilles ; Torres, Lionel ; Demigny, Didier ; Robert, Michel ; Cambon, Gaston</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-p318t-b2d26519f842ef60335cb78a19c93e7010b092ede08a4151517476c28ce6fa053</frbrgroupid><rsrctype>book_chapters</rsrctype><prefilter>book_chapters</prefilter><language>eng</language><creationdate>2004</creationdate><topic>Applied sciences</topic><topic>Computer science; control theory; systems</topic><topic>Configuration Layer</topic><topic>Configuration Memory</topic><topic>Electronics</topic><topic>Exact sciences and technology</topic><topic>Global Mode</topic><topic>Integrated circuits</topic><topic>Integrated circuits by function (including memories and processors)</topic><topic>Language processing and microprogramming</topic><topic>RISC Processor</topic><topic>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</topic><topic>Silicon Area</topic><topic>Software</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Benoit, Pascal</creatorcontrib><creatorcontrib>Sassatelli, Gilles</creatorcontrib><creatorcontrib>Torres, Lionel</creatorcontrib><creatorcontrib>Demigny, Didier</creatorcontrib><creatorcontrib>Robert, Michel</creatorcontrib><creatorcontrib>Cambon, Gaston</creatorcontrib><collection>ProQuest Ebook Central - Book Chapters - Demo use only</collection><collection>Pascal-Francis</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Benoit, Pascal</au><au>Sassatelli, Gilles</au><au>Torres, Lionel</au><au>Demigny, Didier</au><au>Robert, Michel</au><au>Cambon, Gaston</au><au>Vassiliadis, Stamatis</au><au>Pimentel, Andy</au><au>Pimentel, Andy D.</au><au>Vassiliadis, Stamatis</au><format>book</format><genre>bookitem</genre><ristype>CHAP</ristype><atitle>Metrics for Digital Signal Processing Architectures Characterization: Remanence and Scalability</atitle><btitle>Computer Systems: Architectures, Modeling, and Simulation</btitle><seriestitle>Lecture Notes in Computer Science</seriestitle><date>2004</date><risdate>2004</risdate><volume>3133</volume><spage>128</spage><epage>137</epage><pages>128-137</pages><issn>0302-9743</issn><eissn>1611-3349</eissn><isbn>3540223770</isbn><isbn>9783540223771</isbn><eisbn>9783540277767</eisbn><eisbn>3540277765</eisbn><abstract>SoCs became reality: an increasing number of products powered by this type of circuits hits the market. Reduced power consumption, increased performance are some of the usually stated benefits. Besides approaches aiming at enabling system level exploration for multiple million gates designs, like the SystemC initiative, choosing the right IP core, or the right set of parameters among those available is not straightforward. In this article we first present a generic model for digital signal processing architectures. Several metrics, later referred as Remanence and Operative Density are presented in this paper. The methodology is illustrated through a case study.</abstract><cop>Germany</cop><pub>Springer Berlin / Heidelberg</pub><doi>10.1007/978-3-540-27776-7_14</doi><oclcid>934978722</oclcid><tpages>10</tpages><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext |
| identifier | ISSN: 0302-9743 |
| ispartof | Computer Systems: Architectures, Modeling, and Simulation, 2004, Vol.3133, p.128-137 |
| issn | 0302-9743 1611-3349 |
| language | eng |
| recordid | cdi_pascalfrancis_primary_16075754 |
| source | Springer Books |
| subjects | Applied sciences Computer science control theory systems Configuration Layer Configuration Memory Electronics Exact sciences and technology Global Mode Integrated circuits Integrated circuits by function (including memories and processors) Language processing and microprogramming RISC Processor Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices Silicon Area Software |
| title | Metrics for Digital Signal Processing Architectures Characterization: Remanence and Scalability |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-27T04%3A07%3A48IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_pasca&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=bookitem&rft.atitle=Metrics%20for%20Digital%20Signal%20Processing%20Architectures%20Characterization:%20Remanence%20and%20Scalability&rft.btitle=Computer%20Systems:%20Architectures,%20Modeling,%20and%20Simulation&rft.au=Benoit,%20Pascal&rft.date=2004&rft.volume=3133&rft.spage=128&rft.epage=137&rft.pages=128-137&rft.issn=0302-9743&rft.eissn=1611-3349&rft.isbn=3540223770&rft.isbn_list=9783540223771&rft_id=info:doi/10.1007/978-3-540-27776-7_14&rft_dat=%3Cproquest_pasca%3EEBC3087326_20_138%3C/proquest_pasca%3E%3Curl%3E%3C/url%3E&rft.eisbn=9783540277767&rft.eisbn_list=3540277765&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=EBC3087326_20_138&rft_id=info:pmid/&rfr_iscdi=true |