A CAD tool for system-on-chip placement and routing with free-space optical interconnect
A wiring model for system-on-chips utilizing flexible free space optical interconnects is introduced In this paper, we develop a CAD tool for physical placement of modules in system-on-chips manufactured using the optical interconnect technology. The tool also determines which of the interconnect ar...
Gespeichert in:
| Hauptverfasser: | , |
|---|---|
| Format: | Tagungsbericht |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 29 |
|---|---|
| container_issue | |
| container_start_page | 24 |
| container_title | |
| container_volume | |
| creator | Chung-Seok Seo Chatterjee, A. |
| description | A wiring model for system-on-chips utilizing flexible free space optical interconnects is introduced In this paper, we develop a CAD tool for physical placement of modules in system-on-chips manufactured using the optical interconnect technology. The tool also determines which of the interconnect are routed electrically and which are routed optically without exceeding the routing capacity of the optical interconnect while minimizing electrical wire length. About 50% reduction in largest delay of electrical wires is obtained through the use of optical interconnect (Performance improvement by a factor of 2). |
| doi_str_mv | 10.1109/ICCD.2002.1106742 |
| format | Conference Proceeding |
| fullrecord | <record><control><sourceid>pascalfrancis_6IE</sourceid><recordid>TN_cdi_pascalfrancis_primary_15716236</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>1106742</ieee_id><sourcerecordid>15716236</sourcerecordid><originalsourceid>FETCH-LOGICAL-i135t-1ef851a66b99df9cda817353e1250923db13e5a936f758f2cbd3d3802658f2313</originalsourceid><addsrcrecordid>eNpFkE1LAzEYhIMf4Lb6A8RLLh5Tk7xNsjmWrR-FghcFbyXNJjayzS5JRPrv3VLB0zDMwzAMQreMzhij-mHVNMsZp5QfrVRzfoYqLpQkUmt5jiZUSS2YolRcoGokgMg5nV-hSc5flNIamKrQxwI3iyUufd9h3yecD7m4Pekjsbsw4KEz1u1dLNjEFqf-u4T4iX9C2WGfnCN5GHPcDyVY0-EQi0u2j9HZco0uvemyu_nTKXp_enxrXsj69XnVLNYkMBCFMOdrwYyUW61br21raqZAgGNcUM2h3TJwwmiQXonac7ttoYWacnl0wGCK7k-9g8njBp9MtCFvhhT2Jh02TCgmOciRuztxwTn3H5-eg19BJV82</addsrcrecordid><sourcetype>Index Database</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>A CAD tool for system-on-chip placement and routing with free-space optical interconnect</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Chung-Seok Seo ; Chatterjee, A.</creator><creatorcontrib>Chung-Seok Seo ; Chatterjee, A.</creatorcontrib><description>A wiring model for system-on-chips utilizing flexible free space optical interconnects is introduced In this paper, we develop a CAD tool for physical placement of modules in system-on-chips manufactured using the optical interconnect technology. The tool also determines which of the interconnect are routed electrically and which are routed optically without exceeding the routing capacity of the optical interconnect while minimizing electrical wire length. About 50% reduction in largest delay of electrical wires is obtained through the use of optical interconnect (Performance improvement by a factor of 2).</description><identifier>ISSN: 1063-6404</identifier><identifier>ISBN: 0769517005</identifier><identifier>ISBN: 9780769517001</identifier><identifier>EISSN: 2576-6996</identifier><identifier>DOI: 10.1109/ICCD.2002.1106742</identifier><language>eng</language><publisher>Piscataway NJ: IEEE</publisher><subject>Applied sciences ; Computer aided manufacturing ; Design. Technologies. Operation analysis. Testing ; Electronics ; Exact sciences and technology ; Flexible manufacturing systems ; Integrated circuits ; Optical interconnections ; Pulp manufacturing ; Routing ; Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices ; Space technology ; System-on-a-chip ; Virtual manufacturing ; Wire ; Wiring</subject><ispartof>Proceedings, IEEE International Conference on Computer Design, 2002, p.24-29</ispartof><rights>2004 INIST-CNRS</rights><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/1106742$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,776,780,785,786,2051,4035,4036,27904,54898</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/1106742$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc><backlink>$$Uhttp://pascal-francis.inist.fr/vibad/index.php?action=getRecordDetail&idt=15716236$$DView record in Pascal Francis$$Hfree_for_read</backlink></links><search><creatorcontrib>Chung-Seok Seo</creatorcontrib><creatorcontrib>Chatterjee, A.</creatorcontrib><title>A CAD tool for system-on-chip placement and routing with free-space optical interconnect</title><title>Proceedings, IEEE International Conference on Computer Design</title><addtitle>ICCD</addtitle><description>A wiring model for system-on-chips utilizing flexible free space optical interconnects is introduced In this paper, we develop a CAD tool for physical placement of modules in system-on-chips manufactured using the optical interconnect technology. The tool also determines which of the interconnect are routed electrically and which are routed optically without exceeding the routing capacity of the optical interconnect while minimizing electrical wire length. About 50% reduction in largest delay of electrical wires is obtained through the use of optical interconnect (Performance improvement by a factor of 2).</description><subject>Applied sciences</subject><subject>Computer aided manufacturing</subject><subject>Design. Technologies. Operation analysis. Testing</subject><subject>Electronics</subject><subject>Exact sciences and technology</subject><subject>Flexible manufacturing systems</subject><subject>Integrated circuits</subject><subject>Optical interconnections</subject><subject>Pulp manufacturing</subject><subject>Routing</subject><subject>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</subject><subject>Space technology</subject><subject>System-on-a-chip</subject><subject>Virtual manufacturing</subject><subject>Wire</subject><subject>Wiring</subject><issn>1063-6404</issn><issn>2576-6996</issn><isbn>0769517005</isbn><isbn>9780769517001</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2002</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNpFkE1LAzEYhIMf4Lb6A8RLLh5Tk7xNsjmWrR-FghcFbyXNJjayzS5JRPrv3VLB0zDMwzAMQreMzhij-mHVNMsZp5QfrVRzfoYqLpQkUmt5jiZUSS2YolRcoGokgMg5nV-hSc5flNIamKrQxwI3iyUufd9h3yecD7m4Pekjsbsw4KEz1u1dLNjEFqf-u4T4iX9C2WGfnCN5GHPcDyVY0-EQi0u2j9HZco0uvemyu_nTKXp_enxrXsj69XnVLNYkMBCFMOdrwYyUW61br21raqZAgGNcUM2h3TJwwmiQXonac7ttoYWacnl0wGCK7k-9g8njBp9MtCFvhhT2Jh02TCgmOciRuztxwTn3H5-eg19BJV82</recordid><startdate>2002</startdate><enddate>2002</enddate><creator>Chung-Seok Seo</creator><creator>Chatterjee, A.</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope><scope>IQODW</scope></search><sort><creationdate>2002</creationdate><title>A CAD tool for system-on-chip placement and routing with free-space optical interconnect</title><author>Chung-Seok Seo ; Chatterjee, A.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i135t-1ef851a66b99df9cda817353e1250923db13e5a936f758f2cbd3d3802658f2313</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2002</creationdate><topic>Applied sciences</topic><topic>Computer aided manufacturing</topic><topic>Design. Technologies. Operation analysis. Testing</topic><topic>Electronics</topic><topic>Exact sciences and technology</topic><topic>Flexible manufacturing systems</topic><topic>Integrated circuits</topic><topic>Optical interconnections</topic><topic>Pulp manufacturing</topic><topic>Routing</topic><topic>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</topic><topic>Space technology</topic><topic>System-on-a-chip</topic><topic>Virtual manufacturing</topic><topic>Wire</topic><topic>Wiring</topic><toplevel>online_resources</toplevel><creatorcontrib>Chung-Seok Seo</creatorcontrib><creatorcontrib>Chatterjee, A.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection><collection>Pascal-Francis</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Chung-Seok Seo</au><au>Chatterjee, A.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>A CAD tool for system-on-chip placement and routing with free-space optical interconnect</atitle><btitle>Proceedings, IEEE International Conference on Computer Design</btitle><stitle>ICCD</stitle><date>2002</date><risdate>2002</risdate><spage>24</spage><epage>29</epage><pages>24-29</pages><issn>1063-6404</issn><eissn>2576-6996</eissn><isbn>0769517005</isbn><isbn>9780769517001</isbn><abstract>A wiring model for system-on-chips utilizing flexible free space optical interconnects is introduced In this paper, we develop a CAD tool for physical placement of modules in system-on-chips manufactured using the optical interconnect technology. The tool also determines which of the interconnect are routed electrically and which are routed optically without exceeding the routing capacity of the optical interconnect while minimizing electrical wire length. About 50% reduction in largest delay of electrical wires is obtained through the use of optical interconnect (Performance improvement by a factor of 2).</abstract><cop>Piscataway NJ</cop><pub>IEEE</pub><doi>10.1109/ICCD.2002.1106742</doi><tpages>6</tpages></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 1063-6404 |
| ispartof | Proceedings, IEEE International Conference on Computer Design, 2002, p.24-29 |
| issn | 1063-6404 2576-6996 |
| language | eng |
| recordid | cdi_pascalfrancis_primary_15716236 |
| source | IEEE Electronic Library (IEL) Conference Proceedings |
| subjects | Applied sciences Computer aided manufacturing Design. Technologies. Operation analysis. Testing Electronics Exact sciences and technology Flexible manufacturing systems Integrated circuits Optical interconnections Pulp manufacturing Routing Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices Space technology System-on-a-chip Virtual manufacturing Wire Wiring |
| title | A CAD tool for system-on-chip placement and routing with free-space optical interconnect |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-26T07%3A40%3A36IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-pascalfrancis_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=A%20CAD%20tool%20for%20system-on-chip%20placement%20and%20routing%20with%20free-space%20optical%20interconnect&rft.btitle=Proceedings,%20IEEE%20International%20Conference%20on%20Computer%20Design&rft.au=Chung-Seok%20Seo&rft.date=2002&rft.spage=24&rft.epage=29&rft.pages=24-29&rft.issn=1063-6404&rft.eissn=2576-6996&rft.isbn=0769517005&rft.isbn_list=9780769517001&rft_id=info:doi/10.1109/ICCD.2002.1106742&rft_dat=%3Cpascalfrancis_6IE%3E15716236%3C/pascalfrancis_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=1106742&rfr_iscdi=true |