A HIPERLAN/2 — IEEE 802.11a Reconfigurable System-on-Chip
In this paper the design of a partly reconfigurable System-on-Chip (SoC) for wireless LANs is described. The reconfigurable System-on-Chip will realize both HIPERLAN/2 and IEEE 802.11a wireless LAN systems. The initial version of the system will include Mobile Terminal functionality. Future firmware...
Gespeichert in:
| Hauptverfasser: | , , , , , , , , , , |
|---|---|
| Format: | Buchkapitel |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 1083 |
|---|---|
| container_issue | |
| container_start_page | 1080 |
| container_title | |
| container_volume | 2438 |
| creator | Blionas, S. Masselos, K. Dre, C. Drosos, C. Ieromnimon, F. Pagonis, T. Pneymatikakis, A. Tatsaki, A. Trimis, T. Vontzalidis, A. Metafas, D. |
| description | In this paper the design of a partly reconfigurable System-on-Chip (SoC) for wireless LANs is described. The reconfigurable System-on-Chip will realize both HIPERLAN/2 and IEEE 802.11a wireless LAN systems. The initial version of the system will include Mobile Terminal functionality. Future firmware versions will upgrade system’s functionality to allow its operation as Access Point. Functionality for operation in outdoor environments in wireless point-to-point links will be also targeted by future firmware upgrades. A system’s prototype is currently under development on the ARM integrator platform. |
| doi_str_mv | 10.1007/3-540-46117-5_112 |
| format | Book Chapter |
| fullrecord | <record><control><sourceid>proquest_pasca</sourceid><recordid>TN_cdi_pascalfrancis_primary_14539465</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EBC3072405_117_1102</sourcerecordid><originalsourceid>FETCH-LOGICAL-p1862-4761895fef1442e6df317011689f0a524761bc5623e8dda7e7cf05bfbd4c9b4b3</originalsourceid><addsrcrecordid>eNpFUMtOwkAUHeMjEuQD3HXjcmDuvBtXhFQhIWpQ15NpOwMotLVTFuz8CL_QL7EFEm9yc3PPa3EQugUyBELUiGHBCeYSQGFhAOgZGsRKsxY9gOz8_-dANLtAPcIIxbHi7Ar1YhlLTgXX12gQwgdph1EGVPfQ_Tiazl6SxXz8NKLR7_dPNEuSJNKEDgFstHBZWfj1clfbdOOi131o3BaXBZ6s1tUNuvR2E9zgdPvo_SF5m0zx_PlxNhnPcQVaUsyVBB0L7zxwTp3MPQNFAKSOPbGCdnyaCUmZ03lulVOZJyL1ac6zOOUp66O7Y25lQ2Y3vrZFtg6mqtdbW-8NcMFiLkWrGx11oaWKpatNWpafwQAxXY2GmbYgc2jMHGpsHeKUXJdfOxca4zpL5oqmtptsZavG1cEwoignnUW1Syj7AzpqbdA</addsrcrecordid><sourcetype>Index Database</sourcetype><iscdi>true</iscdi><recordtype>book_chapter</recordtype><pqid>EBC3072405_117_1102</pqid></control><display><type>book_chapter</type><title>A HIPERLAN/2 — IEEE 802.11a Reconfigurable System-on-Chip</title><source>Springer Books</source><creator>Blionas, S. ; Masselos, K. ; Dre, C. ; Drosos, C. ; Ieromnimon, F. ; Pagonis, T. ; Pneymatikakis, A. ; Tatsaki, A. ; Trimis, T. ; Vontzalidis, A. ; Metafas, D.</creator><contributor>Renovell, Michel ; Zipf, Peter ; Glesner, Manfred ; Renovell, Michel ; Zipf, Peter ; Glesner, Manfred</contributor><creatorcontrib>Blionas, S. ; Masselos, K. ; Dre, C. ; Drosos, C. ; Ieromnimon, F. ; Pagonis, T. ; Pneymatikakis, A. ; Tatsaki, A. ; Trimis, T. ; Vontzalidis, A. ; Metafas, D. ; Renovell, Michel ; Zipf, Peter ; Glesner, Manfred ; Renovell, Michel ; Zipf, Peter ; Glesner, Manfred</creatorcontrib><description>In this paper the design of a partly reconfigurable System-on-Chip (SoC) for wireless LANs is described. The reconfigurable System-on-Chip will realize both HIPERLAN/2 and IEEE 802.11a wireless LAN systems. The initial version of the system will include Mobile Terminal functionality. Future firmware versions will upgrade system’s functionality to allow its operation as Access Point. Functionality for operation in outdoor environments in wireless point-to-point links will be also targeted by future firmware upgrades. A system’s prototype is currently under development on the ARM integrator platform.</description><identifier>ISSN: 0302-9743</identifier><identifier>ISBN: 9783540441083</identifier><identifier>ISBN: 3540441085</identifier><identifier>EISBN: 9783540461173</identifier><identifier>EISBN: 3540461175</identifier><identifier>DOI: 10.1007/3-540-46117-5_112</identifier><identifier>OCLC: 969642548</identifier><identifier>LCCallNum: QA76.9.S88</identifier><language>eng</language><publisher>Germany: Springer Berlin / Heidelberg</publisher><subject>Applied sciences ; Computer systems ; Electronics ; Exact sciences and technology ; Hardware ; Telecommunications ; Telecommunications and information theory ; Teleprocessing networks. Isdn</subject><ispartof>Field-Programmable Logic and Applications: Reconfigurable Computing Is Going Mainstream, 2002, Vol.2438, p.1080-1083</ispartof><rights>Springer-Verlag Berlin Heidelberg 2002</rights><rights>2003 INIST-CNRS</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><relation>Lecture Notes in Computer Science</relation></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Uhttps://ebookcentral.proquest.com/covers/3072405-l.jpg</thumbnail><linktopdf>$$Uhttps://link.springer.com/content/pdf/10.1007/3-540-46117-5_112$$EPDF$$P50$$Gspringer$$H</linktopdf><linktohtml>$$Uhttps://link.springer.com/10.1007/3-540-46117-5_112$$EHTML$$P50$$Gspringer$$H</linktohtml><link.rule.ids>309,310,775,776,780,785,786,789,4035,4036,27904,38234,41421,42490</link.rule.ids><backlink>$$Uhttp://pascal-francis.inist.fr/vibad/index.php?action=getRecordDetail&idt=14539465$$DView record in Pascal Francis$$Hfree_for_read</backlink></links><search><contributor>Renovell, Michel</contributor><contributor>Zipf, Peter</contributor><contributor>Glesner, Manfred</contributor><contributor>Renovell, Michel</contributor><contributor>Zipf, Peter</contributor><contributor>Glesner, Manfred</contributor><creatorcontrib>Blionas, S.</creatorcontrib><creatorcontrib>Masselos, K.</creatorcontrib><creatorcontrib>Dre, C.</creatorcontrib><creatorcontrib>Drosos, C.</creatorcontrib><creatorcontrib>Ieromnimon, F.</creatorcontrib><creatorcontrib>Pagonis, T.</creatorcontrib><creatorcontrib>Pneymatikakis, A.</creatorcontrib><creatorcontrib>Tatsaki, A.</creatorcontrib><creatorcontrib>Trimis, T.</creatorcontrib><creatorcontrib>Vontzalidis, A.</creatorcontrib><creatorcontrib>Metafas, D.</creatorcontrib><title>A HIPERLAN/2 — IEEE 802.11a Reconfigurable System-on-Chip</title><title>Field-Programmable Logic and Applications: Reconfigurable Computing Is Going Mainstream</title><description>In this paper the design of a partly reconfigurable System-on-Chip (SoC) for wireless LANs is described. The reconfigurable System-on-Chip will realize both HIPERLAN/2 and IEEE 802.11a wireless LAN systems. The initial version of the system will include Mobile Terminal functionality. Future firmware versions will upgrade system’s functionality to allow its operation as Access Point. Functionality for operation in outdoor environments in wireless point-to-point links will be also targeted by future firmware upgrades. A system’s prototype is currently under development on the ARM integrator platform.</description><subject>Applied sciences</subject><subject>Computer systems</subject><subject>Electronics</subject><subject>Exact sciences and technology</subject><subject>Hardware</subject><subject>Telecommunications</subject><subject>Telecommunications and information theory</subject><subject>Teleprocessing networks. Isdn</subject><issn>0302-9743</issn><isbn>9783540441083</isbn><isbn>3540441085</isbn><isbn>9783540461173</isbn><isbn>3540461175</isbn><fulltext>true</fulltext><rsrctype>book_chapter</rsrctype><creationdate>2002</creationdate><recordtype>book_chapter</recordtype><recordid>eNpFUMtOwkAUHeMjEuQD3HXjcmDuvBtXhFQhIWpQ15NpOwMotLVTFuz8CL_QL7EFEm9yc3PPa3EQugUyBELUiGHBCeYSQGFhAOgZGsRKsxY9gOz8_-dANLtAPcIIxbHi7Ar1YhlLTgXX12gQwgdph1EGVPfQ_Tiazl6SxXz8NKLR7_dPNEuSJNKEDgFstHBZWfj1clfbdOOi131o3BaXBZ6s1tUNuvR2E9zgdPvo_SF5m0zx_PlxNhnPcQVaUsyVBB0L7zxwTp3MPQNFAKSOPbGCdnyaCUmZ03lulVOZJyL1ac6zOOUp66O7Y25lQ2Y3vrZFtg6mqtdbW-8NcMFiLkWrGx11oaWKpatNWpafwQAxXY2GmbYgc2jMHGpsHeKUXJdfOxca4zpL5oqmtptsZavG1cEwoignnUW1Syj7AzpqbdA</recordid><startdate>2002</startdate><enddate>2002</enddate><creator>Blionas, S.</creator><creator>Masselos, K.</creator><creator>Dre, C.</creator><creator>Drosos, C.</creator><creator>Ieromnimon, F.</creator><creator>Pagonis, T.</creator><creator>Pneymatikakis, A.</creator><creator>Tatsaki, A.</creator><creator>Trimis, T.</creator><creator>Vontzalidis, A.</creator><creator>Metafas, D.</creator><general>Springer Berlin / Heidelberg</general><general>Springer Berlin Heidelberg</general><general>Springer</general><scope>FFUUA</scope><scope>IQODW</scope></search><sort><creationdate>2002</creationdate><title>A HIPERLAN/2 — IEEE 802.11a Reconfigurable System-on-Chip</title><author>Blionas, S. ; Masselos, K. ; Dre, C. ; Drosos, C. ; Ieromnimon, F. ; Pagonis, T. ; Pneymatikakis, A. ; Tatsaki, A. ; Trimis, T. ; Vontzalidis, A. ; Metafas, D.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-p1862-4761895fef1442e6df317011689f0a524761bc5623e8dda7e7cf05bfbd4c9b4b3</frbrgroupid><rsrctype>book_chapters</rsrctype><prefilter>book_chapters</prefilter><language>eng</language><creationdate>2002</creationdate><topic>Applied sciences</topic><topic>Computer systems</topic><topic>Electronics</topic><topic>Exact sciences and technology</topic><topic>Hardware</topic><topic>Telecommunications</topic><topic>Telecommunications and information theory</topic><topic>Teleprocessing networks. Isdn</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Blionas, S.</creatorcontrib><creatorcontrib>Masselos, K.</creatorcontrib><creatorcontrib>Dre, C.</creatorcontrib><creatorcontrib>Drosos, C.</creatorcontrib><creatorcontrib>Ieromnimon, F.</creatorcontrib><creatorcontrib>Pagonis, T.</creatorcontrib><creatorcontrib>Pneymatikakis, A.</creatorcontrib><creatorcontrib>Tatsaki, A.</creatorcontrib><creatorcontrib>Trimis, T.</creatorcontrib><creatorcontrib>Vontzalidis, A.</creatorcontrib><creatorcontrib>Metafas, D.</creatorcontrib><collection>ProQuest Ebook Central - Book Chapters - Demo use only</collection><collection>Pascal-Francis</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Blionas, S.</au><au>Masselos, K.</au><au>Dre, C.</au><au>Drosos, C.</au><au>Ieromnimon, F.</au><au>Pagonis, T.</au><au>Pneymatikakis, A.</au><au>Tatsaki, A.</au><au>Trimis, T.</au><au>Vontzalidis, A.</au><au>Metafas, D.</au><au>Renovell, Michel</au><au>Zipf, Peter</au><au>Glesner, Manfred</au><au>Renovell, Michel</au><au>Zipf, Peter</au><au>Glesner, Manfred</au><format>book</format><genre>bookitem</genre><ristype>CHAP</ristype><atitle>A HIPERLAN/2 — IEEE 802.11a Reconfigurable System-on-Chip</atitle><btitle>Field-Programmable Logic and Applications: Reconfigurable Computing Is Going Mainstream</btitle><seriestitle>Lecture Notes in Computer Science</seriestitle><date>2002</date><risdate>2002</risdate><volume>2438</volume><spage>1080</spage><epage>1083</epage><pages>1080-1083</pages><issn>0302-9743</issn><isbn>9783540441083</isbn><isbn>3540441085</isbn><eisbn>9783540461173</eisbn><eisbn>3540461175</eisbn><abstract>In this paper the design of a partly reconfigurable System-on-Chip (SoC) for wireless LANs is described. The reconfigurable System-on-Chip will realize both HIPERLAN/2 and IEEE 802.11a wireless LAN systems. The initial version of the system will include Mobile Terminal functionality. Future firmware versions will upgrade system’s functionality to allow its operation as Access Point. Functionality for operation in outdoor environments in wireless point-to-point links will be also targeted by future firmware upgrades. A system’s prototype is currently under development on the ARM integrator platform.</abstract><cop>Germany</cop><pub>Springer Berlin / Heidelberg</pub><doi>10.1007/3-540-46117-5_112</doi><oclcid>969642548</oclcid><tpages>4</tpages></addata></record> |
| fulltext | fulltext |
| identifier | ISSN: 0302-9743 |
| ispartof | Field-Programmable Logic and Applications: Reconfigurable Computing Is Going Mainstream, 2002, Vol.2438, p.1080-1083 |
| issn | 0302-9743 |
| language | eng |
| recordid | cdi_pascalfrancis_primary_14539465 |
| source | Springer Books |
| subjects | Applied sciences Computer systems Electronics Exact sciences and technology Hardware Telecommunications Telecommunications and information theory Teleprocessing networks. Isdn |
| title | A HIPERLAN/2 — IEEE 802.11a Reconfigurable System-on-Chip |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-26T04%3A42%3A16IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_pasca&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=bookitem&rft.atitle=A%20HIPERLAN/2%20%E2%80%94%20IEEE%20802.11a%20Reconfigurable%20System-on-Chip&rft.btitle=Field-Programmable%20Logic%20and%20Applications:%20Reconfigurable%20Computing%20Is%20Going%20Mainstream&rft.au=Blionas,%20S.&rft.date=2002&rft.volume=2438&rft.spage=1080&rft.epage=1083&rft.pages=1080-1083&rft.issn=0302-9743&rft.isbn=9783540441083&rft.isbn_list=3540441085&rft_id=info:doi/10.1007/3-540-46117-5_112&rft_dat=%3Cproquest_pasca%3EEBC3072405_117_1102%3C/proquest_pasca%3E%3Curl%3E%3C/url%3E&rft.eisbn=9783540461173&rft.eisbn_list=3540461175&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=EBC3072405_117_1102&rft_id=info:pmid/&rfr_iscdi=true |