Clocking and Clocked Storage Elements in Multi-GHz Environment

An overview of clocking and design of clocked storage elements is presented. Systematic design of Flip-Flop is explained as well as “time borrowing” and absorption of clock uncertainties. We show how different clocked storage elements should be compared against each other. The issues related to powe...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: Oklobdzija, Vojin G.
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 145
container_issue
container_start_page 128
container_title
container_volume
creator Oklobdzija, Vojin G.
description An overview of clocking and design of clocked storage elements is presented. Systematic design of Flip-Flop is explained as well as “time borrowing” and absorption of clock uncertainties. We show how different clocked storage elements should be compared against each other. The issues related to power consumption and low-power designs are presented.
doi_str_mv 10.1007/3-540-45716-X_14
format Conference Proceeding
fullrecord <record><control><sourceid>pascalfrancis_sprin</sourceid><recordid>TN_cdi_pascalfrancis_primary_14525108</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>14525108</sourcerecordid><originalsourceid>FETCH-LOGICAL-p1394-ed48a6c093ed02ea8ba8e25feae02c9803e75c578f91ffd2088a3a1dbbe28d7e3</originalsourceid><addsrcrecordid>eNotkEtLAzEUhSMqqLV7l9m4TL15NclGkFJboeJCBXchM7lTxk4zZVIF_fVOp97N4Ty4i4-QGw4TDmDuJNMKmNKGT9mH5-qEjJ2xsg-HzJ2Sq8EorqQ8I5cgQTBnlLwg45w_oT8pFGh9Se5nTVtu6rSmIUU6GIz0dd92YY103uAW0z7TOtHnr2Zfs8Xyl87Td9216dBck_MqNBnH_zoi74_zt9mSrV4WT7OHFdtx6RTDqGyYluAkRhAYbBEsCl1hQBClsyDR6FIbWzleVVGAtUEGHosChY0G5YjcHv_uQi5DU3UhlXX2u67ehu6nR6CF5mD73eS4y32V1tj5om032XPwB3Je-p6LHyj5Azn5B0DsXZo</addsrcrecordid><sourcetype>Index Database</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Clocking and Clocked Storage Elements in Multi-GHz Environment</title><source>Springer Books</source><creator>Oklobdzija, Vojin G.</creator><contributor>Bellido, Manuel J. ; Hochet, Bertrand ; Acosta, Antonio J.</contributor><creatorcontrib>Oklobdzija, Vojin G. ; Bellido, Manuel J. ; Hochet, Bertrand ; Acosta, Antonio J.</creatorcontrib><description>An overview of clocking and design of clocked storage elements is presented. Systematic design of Flip-Flop is explained as well as “time borrowing” and absorption of clock uncertainties. We show how different clocked storage elements should be compared against each other. The issues related to power consumption and low-power designs are presented.</description><identifier>ISSN: 0302-9743</identifier><identifier>ISBN: 3540441433</identifier><identifier>ISBN: 9783540441434</identifier><identifier>EISBN: 9783540457169</identifier><identifier>EISBN: 354045716X</identifier><identifier>DOI: 10.1007/3-540-45716-X_14</identifier><language>eng</language><publisher>Berlin, Heidelberg: Springer Berlin Heidelberg</publisher><subject>Applied sciences ; Clock Pulse ; Clock Signal ; Critical Path ; Electronics ; Exact sciences and technology ; Integrated circuits ; Integrated circuits by function (including memories and processors) ; Sampling Window ; Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices ; Transparency Window</subject><ispartof>Integrated Circuit Design. Power and Timing Modeling, Optimization and Simulation, 2002, p.128-145</ispartof><rights>Springer-Verlag Berlin Heidelberg 2002</rights><rights>2003 INIST-CNRS</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://link.springer.com/content/pdf/10.1007/3-540-45716-X_14$$EPDF$$P50$$Gspringer$$H</linktopdf><linktohtml>$$Uhttps://link.springer.com/10.1007/3-540-45716-X_14$$EHTML$$P50$$Gspringer$$H</linktohtml><link.rule.ids>309,310,775,776,780,785,786,789,4036,4037,27902,38232,41418,42487</link.rule.ids><backlink>$$Uhttp://pascal-francis.inist.fr/vibad/index.php?action=getRecordDetail&amp;idt=14525108$$DView record in Pascal Francis$$Hfree_for_read</backlink></links><search><contributor>Bellido, Manuel J.</contributor><contributor>Hochet, Bertrand</contributor><contributor>Acosta, Antonio J.</contributor><creatorcontrib>Oklobdzija, Vojin G.</creatorcontrib><title>Clocking and Clocked Storage Elements in Multi-GHz Environment</title><title>Integrated Circuit Design. Power and Timing Modeling, Optimization and Simulation</title><description>An overview of clocking and design of clocked storage elements is presented. Systematic design of Flip-Flop is explained as well as “time borrowing” and absorption of clock uncertainties. We show how different clocked storage elements should be compared against each other. The issues related to power consumption and low-power designs are presented.</description><subject>Applied sciences</subject><subject>Clock Pulse</subject><subject>Clock Signal</subject><subject>Critical Path</subject><subject>Electronics</subject><subject>Exact sciences and technology</subject><subject>Integrated circuits</subject><subject>Integrated circuits by function (including memories and processors)</subject><subject>Sampling Window</subject><subject>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</subject><subject>Transparency Window</subject><issn>0302-9743</issn><isbn>3540441433</isbn><isbn>9783540441434</isbn><isbn>9783540457169</isbn><isbn>354045716X</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2002</creationdate><recordtype>conference_proceeding</recordtype><recordid>eNotkEtLAzEUhSMqqLV7l9m4TL15NclGkFJboeJCBXchM7lTxk4zZVIF_fVOp97N4Ty4i4-QGw4TDmDuJNMKmNKGT9mH5-qEjJ2xsg-HzJ2Sq8EorqQ8I5cgQTBnlLwg45w_oT8pFGh9Se5nTVtu6rSmIUU6GIz0dd92YY103uAW0z7TOtHnr2Zfs8Xyl87Td9216dBck_MqNBnH_zoi74_zt9mSrV4WT7OHFdtx6RTDqGyYluAkRhAYbBEsCl1hQBClsyDR6FIbWzleVVGAtUEGHosChY0G5YjcHv_uQi5DU3UhlXX2u67ehu6nR6CF5mD73eS4y32V1tj5om032XPwB3Je-p6LHyj5Azn5B0DsXZo</recordid><startdate>2002</startdate><enddate>2002</enddate><creator>Oklobdzija, Vojin G.</creator><general>Springer Berlin Heidelberg</general><general>Springer</general><scope>IQODW</scope></search><sort><creationdate>2002</creationdate><title>Clocking and Clocked Storage Elements in Multi-GHz Environment</title><author>Oklobdzija, Vojin G.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-p1394-ed48a6c093ed02ea8ba8e25feae02c9803e75c578f91ffd2088a3a1dbbe28d7e3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2002</creationdate><topic>Applied sciences</topic><topic>Clock Pulse</topic><topic>Clock Signal</topic><topic>Critical Path</topic><topic>Electronics</topic><topic>Exact sciences and technology</topic><topic>Integrated circuits</topic><topic>Integrated circuits by function (including memories and processors)</topic><topic>Sampling Window</topic><topic>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</topic><topic>Transparency Window</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Oklobdzija, Vojin G.</creatorcontrib><collection>Pascal-Francis</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Oklobdzija, Vojin G.</au><au>Bellido, Manuel J.</au><au>Hochet, Bertrand</au><au>Acosta, Antonio J.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Clocking and Clocked Storage Elements in Multi-GHz Environment</atitle><btitle>Integrated Circuit Design. Power and Timing Modeling, Optimization and Simulation</btitle><date>2002</date><risdate>2002</risdate><spage>128</spage><epage>145</epage><pages>128-145</pages><issn>0302-9743</issn><isbn>3540441433</isbn><isbn>9783540441434</isbn><eisbn>9783540457169</eisbn><eisbn>354045716X</eisbn><abstract>An overview of clocking and design of clocked storage elements is presented. Systematic design of Flip-Flop is explained as well as “time borrowing” and absorption of clock uncertainties. We show how different clocked storage elements should be compared against each other. The issues related to power consumption and low-power designs are presented.</abstract><cop>Berlin, Heidelberg</cop><pub>Springer Berlin Heidelberg</pub><doi>10.1007/3-540-45716-X_14</doi><tpages>18</tpages></addata></record>
fulltext fulltext
identifier ISSN: 0302-9743
ispartof Integrated Circuit Design. Power and Timing Modeling, Optimization and Simulation, 2002, p.128-145
issn 0302-9743
language eng
recordid cdi_pascalfrancis_primary_14525108
source Springer Books
subjects Applied sciences
Clock Pulse
Clock Signal
Critical Path
Electronics
Exact sciences and technology
Integrated circuits
Integrated circuits by function (including memories and processors)
Sampling Window
Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices
Transparency Window
title Clocking and Clocked Storage Elements in Multi-GHz Environment
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-03T08%3A22%3A18IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-pascalfrancis_sprin&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Clocking%20and%20Clocked%20Storage%20Elements%20in%20Multi-GHz%20Environment&rft.btitle=Integrated%20Circuit%20Design.%20Power%20and%20Timing%20Modeling,%20Optimization%20and%20Simulation&rft.au=Oklobdzija,%20Vojin%20G.&rft.date=2002&rft.spage=128&rft.epage=145&rft.pages=128-145&rft.issn=0302-9743&rft.isbn=3540441433&rft.isbn_list=9783540441434&rft_id=info:doi/10.1007/3-540-45716-X_14&rft_dat=%3Cpascalfrancis_sprin%3E14525108%3C/pascalfrancis_sprin%3E%3Curl%3E%3C/url%3E&rft.eisbn=9783540457169&rft.eisbn_list=354045716X&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true