Overview of IA-64 Explicitly Parallel Instruction Computing Architecture

The intention of this paper is to provide an overview of the IA-64 Explicitly Parallel Instruction Computing (EPIC) architecture. This quick overview of EPIC computer architecture evolution is provided to highlight some of the motivating factors for developing IA-64 architecture as well as showing t...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: Gepner, Pawel
Format: Buchkapitel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 339
container_issue
container_start_page 331
container_title
container_volume 2328
creator Gepner, Pawel
description The intention of this paper is to provide an overview of the IA-64 Explicitly Parallel Instruction Computing (EPIC) architecture. This quick overview of EPIC computer architecture evolution is provided to highlight some of the motivating factors for developing IA-64 architecture as well as showing the most important areas where the architecture has overcome traditional limitations in processor architecture. Before describing the important IA-64 architecture features I will outline the goals and strategy of IA-64 architecture.
doi_str_mv 10.1007/3-540-48086-2_37
format Book Chapter
fullrecord <record><control><sourceid>proquest_pasca</sourceid><recordid>TN_cdi_pascalfrancis_primary_14511362</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EBC6281185_333_337</sourcerecordid><originalsourceid>FETCH-LOGICAL-p269t-7bbfe2976f0c1410e4c1edf1cff8e789c08e767e9d9ac9a7bf1c8af693bdc30d3</originalsourceid><addsrcrecordid>eNotkDtPAzEQhM1TBEhPeQ2lwfY6fpRRBCQSUiigtnyODQfH3WE7QP49TshKq5F2dqb4ELqi5IYSIm8BTzjBXBElMDMgD9BYSwXluLuRQzSiglIMwPUROt8ZIDXjx2hEgDCsJYdTNGKCCSVB6TM0TumdlAGqAeQIzZffPn43_qfqQ7WYYsGru9-hbVyT2031ZKNtW99Wiy7luHa56btq1n8O69x0r9U0urcme5fX0V-ik2Db5Md7vUAv93fPszl-XD4sZtNHPDChM5Z1HTzTUgTiKKfEc0f9KlAXgvJSaUeKCOn1SlunrayLpWwQGuqVA7KCC3T93zvY5Gwbou1ck8wQm08bN4byCaUgWPm7-f9LxepefTR1338kQ4nZsjVgCi2z42i2bEuA74tj_7X2KRu_TTjf5QLBvdkh-5iMYIpSNTEAUFbCH11xd8g</addsrcrecordid><sourcetype>Index Database</sourcetype><iscdi>true</iscdi><recordtype>book_chapter</recordtype><pqid>EBC6281185_333_337</pqid></control><display><type>book_chapter</type><title>Overview of IA-64 Explicitly Parallel Instruction Computing Architecture</title><source>Springer Books</source><creator>Gepner, Pawel</creator><contributor>Paprzycki, Marcin ; Dongarra, Jack ; Wyrzykowski, Roman ; Wasniewski, Jerzy ; Waśniewski, Jerzy ; Wyrzykowski, Roman ; Paprzycki, Marcin ; Dongarra, Jack</contributor><creatorcontrib>Gepner, Pawel ; Paprzycki, Marcin ; Dongarra, Jack ; Wyrzykowski, Roman ; Wasniewski, Jerzy ; Waśniewski, Jerzy ; Wyrzykowski, Roman ; Paprzycki, Marcin ; Dongarra, Jack</creatorcontrib><description>The intention of this paper is to provide an overview of the IA-64 Explicitly Parallel Instruction Computing (EPIC) architecture. This quick overview of EPIC computer architecture evolution is provided to highlight some of the motivating factors for developing IA-64 architecture as well as showing the most important areas where the architecture has overcome traditional limitations in processor architecture. Before describing the important IA-64 architecture features I will outline the goals and strategy of IA-64 architecture.</description><identifier>ISSN: 0302-9743</identifier><identifier>ISBN: 3540437924</identifier><identifier>ISBN: 9783540437925</identifier><identifier>EISSN: 1611-3349</identifier><identifier>EISBN: 9783540480860</identifier><identifier>EISBN: 3540480862</identifier><identifier>DOI: 10.1007/3-540-48086-2_37</identifier><identifier>OCLC: 262687389</identifier><identifier>LCCallNum: QA76.9.S88</identifier><language>eng</language><publisher>Germany: Springer Berlin / Heidelberg</publisher><subject>Algorithmics. Computability. Computer arithmetics ; Applied sciences ; Branch Instruction ; Branch Prediction ; Computer science ; Computer science; control theory; systems ; Computer systems ; Electronics ; Exact sciences and technology ; Hardware ; Intel Corporation ; Mathematical theory of computation ; Memory Latency ; Streaming SIMD Extension ; Systems analysis &amp; design ; Theoretical computing</subject><ispartof>Lecture notes in computer science, 2002, Vol.2328, p.331-339</ispartof><rights>Springer-Verlag Berlin Heidelberg 2002</rights><rights>2003 INIST-CNRS</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><relation>Lecture Notes in Computer Science</relation></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Uhttps://ebookcentral.proquest.com/covers/6281185-l.jpg</thumbnail><linktopdf>$$Uhttps://link.springer.com/content/pdf/10.1007/3-540-48086-2_37$$EPDF$$P50$$Gspringer$$H</linktopdf><linktohtml>$$Uhttps://link.springer.com/10.1007/3-540-48086-2_37$$EHTML$$P50$$Gspringer$$H</linktohtml><link.rule.ids>309,310,775,776,780,785,786,789,4036,4037,27902,38232,41418,42487</link.rule.ids><backlink>$$Uhttp://pascal-francis.inist.fr/vibad/index.php?action=getRecordDetail&amp;idt=14511362$$DView record in Pascal Francis$$Hfree_for_read</backlink></links><search><contributor>Paprzycki, Marcin</contributor><contributor>Dongarra, Jack</contributor><contributor>Wyrzykowski, Roman</contributor><contributor>Wasniewski, Jerzy</contributor><contributor>Waśniewski, Jerzy</contributor><contributor>Wyrzykowski, Roman</contributor><contributor>Paprzycki, Marcin</contributor><contributor>Dongarra, Jack</contributor><creatorcontrib>Gepner, Pawel</creatorcontrib><title>Overview of IA-64 Explicitly Parallel Instruction Computing Architecture</title><title>Lecture notes in computer science</title><description>The intention of this paper is to provide an overview of the IA-64 Explicitly Parallel Instruction Computing (EPIC) architecture. This quick overview of EPIC computer architecture evolution is provided to highlight some of the motivating factors for developing IA-64 architecture as well as showing the most important areas where the architecture has overcome traditional limitations in processor architecture. Before describing the important IA-64 architecture features I will outline the goals and strategy of IA-64 architecture.</description><subject>Algorithmics. Computability. Computer arithmetics</subject><subject>Applied sciences</subject><subject>Branch Instruction</subject><subject>Branch Prediction</subject><subject>Computer science</subject><subject>Computer science; control theory; systems</subject><subject>Computer systems</subject><subject>Electronics</subject><subject>Exact sciences and technology</subject><subject>Hardware</subject><subject>Intel Corporation</subject><subject>Mathematical theory of computation</subject><subject>Memory Latency</subject><subject>Streaming SIMD Extension</subject><subject>Systems analysis &amp; design</subject><subject>Theoretical computing</subject><issn>0302-9743</issn><issn>1611-3349</issn><isbn>3540437924</isbn><isbn>9783540437925</isbn><isbn>9783540480860</isbn><isbn>3540480862</isbn><fulltext>true</fulltext><rsrctype>book_chapter</rsrctype><creationdate>2002</creationdate><recordtype>book_chapter</recordtype><recordid>eNotkDtPAzEQhM1TBEhPeQ2lwfY6fpRRBCQSUiigtnyODQfH3WE7QP49TshKq5F2dqb4ELqi5IYSIm8BTzjBXBElMDMgD9BYSwXluLuRQzSiglIMwPUROt8ZIDXjx2hEgDCsJYdTNGKCCSVB6TM0TumdlAGqAeQIzZffPn43_qfqQ7WYYsGru9-hbVyT2031ZKNtW99Wiy7luHa56btq1n8O69x0r9U0urcme5fX0V-ik2Db5Md7vUAv93fPszl-XD4sZtNHPDChM5Z1HTzTUgTiKKfEc0f9KlAXgvJSaUeKCOn1SlunrayLpWwQGuqVA7KCC3T93zvY5Gwbou1ck8wQm08bN4byCaUgWPm7-f9LxepefTR1338kQ4nZsjVgCi2z42i2bEuA74tj_7X2KRu_TTjf5QLBvdkh-5iMYIpSNTEAUFbCH11xd8g</recordid><startdate>2002</startdate><enddate>2002</enddate><creator>Gepner, Pawel</creator><general>Springer Berlin / Heidelberg</general><general>Springer Berlin Heidelberg</general><general>Springer</general><scope>FFUUA</scope><scope>IQODW</scope></search><sort><creationdate>2002</creationdate><title>Overview of IA-64 Explicitly Parallel Instruction Computing Architecture</title><author>Gepner, Pawel</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-p269t-7bbfe2976f0c1410e4c1edf1cff8e789c08e767e9d9ac9a7bf1c8af693bdc30d3</frbrgroupid><rsrctype>book_chapters</rsrctype><prefilter>book_chapters</prefilter><language>eng</language><creationdate>2002</creationdate><topic>Algorithmics. Computability. Computer arithmetics</topic><topic>Applied sciences</topic><topic>Branch Instruction</topic><topic>Branch Prediction</topic><topic>Computer science</topic><topic>Computer science; control theory; systems</topic><topic>Computer systems</topic><topic>Electronics</topic><topic>Exact sciences and technology</topic><topic>Hardware</topic><topic>Intel Corporation</topic><topic>Mathematical theory of computation</topic><topic>Memory Latency</topic><topic>Streaming SIMD Extension</topic><topic>Systems analysis &amp; design</topic><topic>Theoretical computing</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Gepner, Pawel</creatorcontrib><collection>ProQuest Ebook Central - Book Chapters - Demo use only</collection><collection>Pascal-Francis</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Gepner, Pawel</au><au>Paprzycki, Marcin</au><au>Dongarra, Jack</au><au>Wyrzykowski, Roman</au><au>Wasniewski, Jerzy</au><au>Waśniewski, Jerzy</au><au>Wyrzykowski, Roman</au><au>Paprzycki, Marcin</au><au>Dongarra, Jack</au><format>book</format><genre>bookitem</genre><ristype>CHAP</ristype><atitle>Overview of IA-64 Explicitly Parallel Instruction Computing Architecture</atitle><btitle>Lecture notes in computer science</btitle><seriestitle>Lecture Notes in Computer Science</seriestitle><date>2002</date><risdate>2002</risdate><volume>2328</volume><spage>331</spage><epage>339</epage><pages>331-339</pages><issn>0302-9743</issn><eissn>1611-3349</eissn><isbn>3540437924</isbn><isbn>9783540437925</isbn><eisbn>9783540480860</eisbn><eisbn>3540480862</eisbn><abstract>The intention of this paper is to provide an overview of the IA-64 Explicitly Parallel Instruction Computing (EPIC) architecture. This quick overview of EPIC computer architecture evolution is provided to highlight some of the motivating factors for developing IA-64 architecture as well as showing the most important areas where the architecture has overcome traditional limitations in processor architecture. Before describing the important IA-64 architecture features I will outline the goals and strategy of IA-64 architecture.</abstract><cop>Germany</cop><pub>Springer Berlin / Heidelberg</pub><doi>10.1007/3-540-48086-2_37</doi><oclcid>262687389</oclcid><tpages>9</tpages></addata></record>
fulltext fulltext
identifier ISSN: 0302-9743
ispartof Lecture notes in computer science, 2002, Vol.2328, p.331-339
issn 0302-9743
1611-3349
language eng
recordid cdi_pascalfrancis_primary_14511362
source Springer Books
subjects Algorithmics. Computability. Computer arithmetics
Applied sciences
Branch Instruction
Branch Prediction
Computer science
Computer science
control theory
systems
Computer systems
Electronics
Exact sciences and technology
Hardware
Intel Corporation
Mathematical theory of computation
Memory Latency
Streaming SIMD Extension
Systems analysis & design
Theoretical computing
title Overview of IA-64 Explicitly Parallel Instruction Computing Architecture
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-31T20%3A01%3A28IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_pasca&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=bookitem&rft.atitle=Overview%20of%20IA-64%20Explicitly%20Parallel%20Instruction%20Computing%20Architecture&rft.btitle=Lecture%20notes%20in%20computer%20science&rft.au=Gepner,%20Pawel&rft.date=2002&rft.volume=2328&rft.spage=331&rft.epage=339&rft.pages=331-339&rft.issn=0302-9743&rft.eissn=1611-3349&rft.isbn=3540437924&rft.isbn_list=9783540437925&rft_id=info:doi/10.1007/3-540-48086-2_37&rft_dat=%3Cproquest_pasca%3EEBC6281185_333_337%3C/proquest_pasca%3E%3Curl%3E%3C/url%3E&rft.eisbn=9783540480860&rft.eisbn_list=3540480862&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=EBC6281185_333_337&rft_id=info:pmid/&rfr_iscdi=true