Chip packaging technique

A hermetically sealed package for at least one semiconductor chip is provided which is formed of a substrate having electrical interconnects thereon to which the semiconductor chips are selectively bonded, and a lid which preferably functions as a heat sink, with a hermetic seal being formed around...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Jayaraj, Kumaraswamy, Noll, Thomas E., Lockwood, Harry F.
Format: Report
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Jayaraj, Kumaraswamy
Noll, Thomas E.
Lockwood, Harry F.
description A hermetically sealed package for at least one semiconductor chip is provided which is formed of a substrate having electrical interconnects thereon to which the semiconductor chips are selectively bonded, and a lid which preferably functions as a heat sink, with a hermetic seal being formed around the chips between the substrate and the heat sink. The substrate is either formed of or includes a layer of a thermoplastic material having low moisture permeability which material is preferably a liquid crystal polymer (LCP) and is a multiaxially oriented LCP material for preferred embodiments. Where the lid is a heat sink, the heat sink is formed of a material having high thermal conductivity and preferably a coefficient of thermal expansion which substantially matches that of the chip. A hermetic bond is formed between the side of each chip opposite that connected to the substrate and the heat sink. The thermal bond between the substrate and the lid/heat sink may be a pinched seal or may be provided, for example by an LCP frame which is hermetically bonded or sealed on one side to the substrate and on the other side to the lid/heat sink. The chips may operate in the RF or microwave bands with suitable interconnects on the substrate and the chips may also include optical components with optical fibers being sealed into the substrate and aligned with corresponding optical components to transmit light in at least one direction. A plurality of packages may be physically and electrically connected together in a stack to form a 3D array.
format Report
fullrecord <record><control><sourceid>nasa_CYI</sourceid><recordid>TN_cdi_nasa_ntrs_20080005976</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>20080005976</sourcerecordid><originalsourceid>FETCH-nasa_ntrs_200800059763</originalsourceid><addsrcrecordid>eNrjZJBwzsgsUChITM5OTM_MS1coSU3OyMssLE3lYWBNS8wpTuWF0twMMm6uIc4eunmJxYnxeSVFxfFGBgYWBgYGppbmZsYEpAF5Ux4m</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>report</recordtype></control><display><type>report</type><title>Chip packaging technique</title><source>NASA Technical Reports Server</source><creator>Jayaraj, Kumaraswamy ; Noll, Thomas E. ; Lockwood, Harry F.</creator><creatorcontrib>Jayaraj, Kumaraswamy ; Noll, Thomas E. ; Lockwood, Harry F.</creatorcontrib><description>A hermetically sealed package for at least one semiconductor chip is provided which is formed of a substrate having electrical interconnects thereon to which the semiconductor chips are selectively bonded, and a lid which preferably functions as a heat sink, with a hermetic seal being formed around the chips between the substrate and the heat sink. The substrate is either formed of or includes a layer of a thermoplastic material having low moisture permeability which material is preferably a liquid crystal polymer (LCP) and is a multiaxially oriented LCP material for preferred embodiments. Where the lid is a heat sink, the heat sink is formed of a material having high thermal conductivity and preferably a coefficient of thermal expansion which substantially matches that of the chip. A hermetic bond is formed between the side of each chip opposite that connected to the substrate and the heat sink. The thermal bond between the substrate and the lid/heat sink may be a pinched seal or may be provided, for example by an LCP frame which is hermetically bonded or sealed on one side to the substrate and on the other side to the lid/heat sink. The chips may operate in the RF or microwave bands with suitable interconnects on the substrate and the chips may also include optical components with optical fibers being sealed into the substrate and aligned with corresponding optical components to transmit light in at least one direction. A plurality of packages may be physically and electrically connected together in a stack to form a 3D array.</description><language>eng</language><publisher>Jet Propulsion Laboratory</publisher><subject>Solid-State Physics</subject><creationdate>2001</creationdate><rights>Copyright Determination: GOV_PUBLIC_USE_PERMITTED</rights><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><link.rule.ids>780,800,4490</link.rule.ids><linktorsrc>$$Uhttps://ntrs.nasa.gov/citations/20080005976$$EView_record_in_NASA$$FView_record_in_$$GNASA$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Jayaraj, Kumaraswamy</creatorcontrib><creatorcontrib>Noll, Thomas E.</creatorcontrib><creatorcontrib>Lockwood, Harry F.</creatorcontrib><title>Chip packaging technique</title><description>A hermetically sealed package for at least one semiconductor chip is provided which is formed of a substrate having electrical interconnects thereon to which the semiconductor chips are selectively bonded, and a lid which preferably functions as a heat sink, with a hermetic seal being formed around the chips between the substrate and the heat sink. The substrate is either formed of or includes a layer of a thermoplastic material having low moisture permeability which material is preferably a liquid crystal polymer (LCP) and is a multiaxially oriented LCP material for preferred embodiments. Where the lid is a heat sink, the heat sink is formed of a material having high thermal conductivity and preferably a coefficient of thermal expansion which substantially matches that of the chip. A hermetic bond is formed between the side of each chip opposite that connected to the substrate and the heat sink. The thermal bond between the substrate and the lid/heat sink may be a pinched seal or may be provided, for example by an LCP frame which is hermetically bonded or sealed on one side to the substrate and on the other side to the lid/heat sink. The chips may operate in the RF or microwave bands with suitable interconnects on the substrate and the chips may also include optical components with optical fibers being sealed into the substrate and aligned with corresponding optical components to transmit light in at least one direction. A plurality of packages may be physically and electrically connected together in a stack to form a 3D array.</description><subject>Solid-State Physics</subject><fulltext>true</fulltext><rsrctype>report</rsrctype><creationdate>2001</creationdate><recordtype>report</recordtype><sourceid>CYI</sourceid><recordid>eNrjZJBwzsgsUChITM5OTM_MS1coSU3OyMssLE3lYWBNS8wpTuWF0twMMm6uIc4eunmJxYnxeSVFxfFGBgYWBgYGppbmZsYEpAF5Ux4m</recordid><startdate>20011120</startdate><enddate>20011120</enddate><creator>Jayaraj, Kumaraswamy</creator><creator>Noll, Thomas E.</creator><creator>Lockwood, Harry F.</creator><scope>CYE</scope><scope>CYI</scope></search><sort><creationdate>20011120</creationdate><title>Chip packaging technique</title><author>Jayaraj, Kumaraswamy ; Noll, Thomas E. ; Lockwood, Harry F.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-nasa_ntrs_200800059763</frbrgroupid><rsrctype>reports</rsrctype><prefilter>reports</prefilter><language>eng</language><creationdate>2001</creationdate><topic>Solid-State Physics</topic><toplevel>online_resources</toplevel><creatorcontrib>Jayaraj, Kumaraswamy</creatorcontrib><creatorcontrib>Noll, Thomas E.</creatorcontrib><creatorcontrib>Lockwood, Harry F.</creatorcontrib><collection>NASA Scientific and Technical Information</collection><collection>NASA Technical Reports Server</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Jayaraj, Kumaraswamy</au><au>Noll, Thomas E.</au><au>Lockwood, Harry F.</au><format>book</format><genre>unknown</genre><ristype>RPRT</ristype><btitle>Chip packaging technique</btitle><date>2001-11-20</date><risdate>2001</risdate><abstract>A hermetically sealed package for at least one semiconductor chip is provided which is formed of a substrate having electrical interconnects thereon to which the semiconductor chips are selectively bonded, and a lid which preferably functions as a heat sink, with a hermetic seal being formed around the chips between the substrate and the heat sink. The substrate is either formed of or includes a layer of a thermoplastic material having low moisture permeability which material is preferably a liquid crystal polymer (LCP) and is a multiaxially oriented LCP material for preferred embodiments. Where the lid is a heat sink, the heat sink is formed of a material having high thermal conductivity and preferably a coefficient of thermal expansion which substantially matches that of the chip. A hermetic bond is formed between the side of each chip opposite that connected to the substrate and the heat sink. The thermal bond between the substrate and the lid/heat sink may be a pinched seal or may be provided, for example by an LCP frame which is hermetically bonded or sealed on one side to the substrate and on the other side to the lid/heat sink. The chips may operate in the RF or microwave bands with suitable interconnects on the substrate and the chips may also include optical components with optical fibers being sealed into the substrate and aligned with corresponding optical components to transmit light in at least one direction. A plurality of packages may be physically and electrically connected together in a stack to form a 3D array.</abstract><cop>Jet Propulsion Laboratory</cop><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_nasa_ntrs_20080005976
source NASA Technical Reports Server
subjects Solid-State Physics
title Chip packaging technique
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-22T02%3A02%3A30IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-nasa_CYI&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=unknown&rft.btitle=Chip%20packaging%20technique&rft.au=Jayaraj,%20Kumaraswamy&rft.date=2001-11-20&rft_id=info:doi/&rft_dat=%3Cnasa_CYI%3E20080005976%3C/nasa_CYI%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true