Interface Engineering for Performance Enhancement in 2D Field Effect Transistors

2-dimensional (2D) semiconductors such as 2D transition metal dichalcogenides (MX2) have recently drawn much attention in the field of nano-electronics due to their potential for superior electrostatic control and heterogeneous integration. However, current MX2 devices suffer from high source and dr...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: Koladi Mootheri, Vivek
Format: Dissertation
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Koladi Mootheri, Vivek
description 2-dimensional (2D) semiconductors such as 2D transition metal dichalcogenides (MX2) have recently drawn much attention in the field of nano-electronics due to their potential for superior electrostatic control and heterogeneous integration. However, current MX2 devices suffer from high source and drain contact resistance, high defect density and low capacitance/charge build-up in the channel. To mitigate these challenges, it would be beneficial to place emphasis on the 2D form factor in the device design, to fully utilize the structural advantages such as atomic-layer construction, periodicity, polarity as well as grain crystallinity and grain boundary to improve contact, transport and gating while down-scaling the device dimension. The objective of this Ph D research is to demonstrate nano-scale devices using 2D materials as channels, contacts and dielectric surroundings; to experimentally explore the performance and scaling potentials of the 2D materials metal-oxide-semiconductor field-effect transistor (MOSFET). On the 2D channel we will investigate the impact of grain boundaries and Lg scaling. For contact resistance study we will implement edge contact schemes, including metal-MX2 and graphene-MX2 edge contacts to explore and examine the 2D form factor. For gate stack study, besides interface trap density (Dit) reduction, we will investigate the role of the van der Waals gap between the 2D channel and the gate dielectric and attempt to mitigate its impact on EOT with combinations of MX2/2D-dielectrics (h-BN, h-AlN, GaN*) and potentially MX2/ferroelectric oxides. *Nature Materials 15, 1166-1171 (2016) "Two-dimensional gallium nitride realized via graphene encapsulation"
format Dissertation
fullrecord <record><control><sourceid>kuleuven_FZOIL</sourceid><recordid>TN_cdi_kuleuven_dspace_20_500_12942_737621</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>20_500_12942_737621</sourcerecordid><originalsourceid>FETCH-kuleuven_dspace_20_500_12942_7376213</originalsourceid><addsrcrecordid>eNqVjbEKwjAURbM4SPUf3iwoaaoWZ03RrUP3ENqXGkxfJEnFz7eKH6DTgXsP985ZfaGEwegWQVJvCTFY6sH4APWU-zBo-nTXNwekBJZAnKCy6DqQxmCboAmaoo3Jh7hgM6NdxOWXGVtVsjme17fR4fhAUl28T3dKcLXjXOXisBWqLMq9yIuMbX6WVXqm4q_1F2LgSn8</addsrcrecordid><sourcetype>Institutional Repository</sourcetype><iscdi>true</iscdi><recordtype>dissertation</recordtype></control><display><type>dissertation</type><title>Interface Engineering for Performance Enhancement in 2D Field Effect Transistors</title><source>Lirias (KU Leuven Association)</source><creator>Koladi Mootheri, Vivek</creator><creatorcontrib>Koladi Mootheri, Vivek ; Heyns, Marc ; Lin, Dennis</creatorcontrib><description>2-dimensional (2D) semiconductors such as 2D transition metal dichalcogenides (MX2) have recently drawn much attention in the field of nano-electronics due to their potential for superior electrostatic control and heterogeneous integration. However, current MX2 devices suffer from high source and drain contact resistance, high defect density and low capacitance/charge build-up in the channel. To mitigate these challenges, it would be beneficial to place emphasis on the 2D form factor in the device design, to fully utilize the structural advantages such as atomic-layer construction, periodicity, polarity as well as grain crystallinity and grain boundary to improve contact, transport and gating while down-scaling the device dimension. The objective of this Ph D research is to demonstrate nano-scale devices using 2D materials as channels, contacts and dielectric surroundings; to experimentally explore the performance and scaling potentials of the 2D materials metal-oxide-semiconductor field-effect transistor (MOSFET). On the 2D channel we will investigate the impact of grain boundaries and Lg scaling. For contact resistance study we will implement edge contact schemes, including metal-MX2 and graphene-MX2 edge contacts to explore and examine the 2D form factor. For gate stack study, besides interface trap density (Dit) reduction, we will investigate the role of the van der Waals gap between the 2D channel and the gate dielectric and attempt to mitigate its impact on EOT with combinations of MX2/2D-dielectrics (h-BN, h-AlN, GaN*) and potentially MX2/ferroelectric oxides. *Nature Materials 15, 1166-1171 (2016) "Two-dimensional gallium nitride realized via graphene encapsulation"</description><language>eng</language><creationdate>2024</creationdate><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><link.rule.ids>311,315,776,27837</link.rule.ids><linktorsrc>$$Uhttps://lirias.kuleuven.be/handle/20.500.12942/737621$$EView_record_in_KU_Leuven_Association$$FView_record_in_$$GKU_Leuven_Association</linktorsrc></links><search><creatorcontrib>Koladi Mootheri, Vivek</creatorcontrib><title>Interface Engineering for Performance Enhancement in 2D Field Effect Transistors</title><description>2-dimensional (2D) semiconductors such as 2D transition metal dichalcogenides (MX2) have recently drawn much attention in the field of nano-electronics due to their potential for superior electrostatic control and heterogeneous integration. However, current MX2 devices suffer from high source and drain contact resistance, high defect density and low capacitance/charge build-up in the channel. To mitigate these challenges, it would be beneficial to place emphasis on the 2D form factor in the device design, to fully utilize the structural advantages such as atomic-layer construction, periodicity, polarity as well as grain crystallinity and grain boundary to improve contact, transport and gating while down-scaling the device dimension. The objective of this Ph D research is to demonstrate nano-scale devices using 2D materials as channels, contacts and dielectric surroundings; to experimentally explore the performance and scaling potentials of the 2D materials metal-oxide-semiconductor field-effect transistor (MOSFET). On the 2D channel we will investigate the impact of grain boundaries and Lg scaling. For contact resistance study we will implement edge contact schemes, including metal-MX2 and graphene-MX2 edge contacts to explore and examine the 2D form factor. For gate stack study, besides interface trap density (Dit) reduction, we will investigate the role of the van der Waals gap between the 2D channel and the gate dielectric and attempt to mitigate its impact on EOT with combinations of MX2/2D-dielectrics (h-BN, h-AlN, GaN*) and potentially MX2/ferroelectric oxides. *Nature Materials 15, 1166-1171 (2016) "Two-dimensional gallium nitride realized via graphene encapsulation"</description><fulltext>true</fulltext><rsrctype>dissertation</rsrctype><creationdate>2024</creationdate><recordtype>dissertation</recordtype><sourceid>FZOIL</sourceid><recordid>eNqVjbEKwjAURbM4SPUf3iwoaaoWZ03RrUP3ENqXGkxfJEnFz7eKH6DTgXsP985ZfaGEwegWQVJvCTFY6sH4APWU-zBo-nTXNwekBJZAnKCy6DqQxmCboAmaoo3Jh7hgM6NdxOWXGVtVsjme17fR4fhAUl28T3dKcLXjXOXisBWqLMq9yIuMbX6WVXqm4q_1F2LgSn8</recordid><startdate>20240314</startdate><enddate>20240314</enddate><creator>Koladi Mootheri, Vivek</creator><scope>FZOIL</scope></search><sort><creationdate>20240314</creationdate><title>Interface Engineering for Performance Enhancement in 2D Field Effect Transistors</title><author>Koladi Mootheri, Vivek</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-kuleuven_dspace_20_500_12942_7376213</frbrgroupid><rsrctype>dissertations</rsrctype><prefilter>dissertations</prefilter><language>eng</language><creationdate>2024</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Koladi Mootheri, Vivek</creatorcontrib><collection>Lirias (KU Leuven Association)</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Koladi Mootheri, Vivek</au><format>dissertation</format><genre>dissertation</genre><ristype>THES</ristype><Advisor>Heyns, Marc</Advisor><Advisor>Lin, Dennis</Advisor><btitle>Interface Engineering for Performance Enhancement in 2D Field Effect Transistors</btitle><date>2024-03-14</date><risdate>2024</risdate><abstract>2-dimensional (2D) semiconductors such as 2D transition metal dichalcogenides (MX2) have recently drawn much attention in the field of nano-electronics due to their potential for superior electrostatic control and heterogeneous integration. However, current MX2 devices suffer from high source and drain contact resistance, high defect density and low capacitance/charge build-up in the channel. To mitigate these challenges, it would be beneficial to place emphasis on the 2D form factor in the device design, to fully utilize the structural advantages such as atomic-layer construction, periodicity, polarity as well as grain crystallinity and grain boundary to improve contact, transport and gating while down-scaling the device dimension. The objective of this Ph D research is to demonstrate nano-scale devices using 2D materials as channels, contacts and dielectric surroundings; to experimentally explore the performance and scaling potentials of the 2D materials metal-oxide-semiconductor field-effect transistor (MOSFET). On the 2D channel we will investigate the impact of grain boundaries and Lg scaling. For contact resistance study we will implement edge contact schemes, including metal-MX2 and graphene-MX2 edge contacts to explore and examine the 2D form factor. For gate stack study, besides interface trap density (Dit) reduction, we will investigate the role of the van der Waals gap between the 2D channel and the gate dielectric and attempt to mitigate its impact on EOT with combinations of MX2/2D-dielectrics (h-BN, h-AlN, GaN*) and potentially MX2/ferroelectric oxides. *Nature Materials 15, 1166-1171 (2016) "Two-dimensional gallium nitride realized via graphene encapsulation"</abstract></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_kuleuven_dspace_20_500_12942_737621
source Lirias (KU Leuven Association)
title Interface Engineering for Performance Enhancement in 2D Field Effect Transistors
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-05T23%3A02%3A55IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-kuleuven_FZOIL&rft_val_fmt=info:ofi/fmt:kev:mtx:dissertation&rft.genre=dissertation&rft.btitle=Interface%20Engineering%20for%20Performance%20Enhancement%20in%202D%20Field%20Effect%20Transistors&rft.au=Koladi%20Mootheri,%20Vivek&rft.date=2024-03-14&rft_id=info:doi/&rft_dat=%3Ckuleuven_FZOIL%3E20_500_12942_737621%3C/kuleuven_FZOIL%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true