FPGA Implementations of Pairing using Residue Number System and Lazy Reduction

Recently, a lot of progress has been made in the implementation of pairings in both hardware and software. In this paper, we present two FPGA-based high speed pairing designs using the Residue Number System and lazy reduction. We show that by combining RNS, which is naturally suitable for parallel a...

Ausführliche Beschreibung

Bibliographische Detailangaben

Hauptverfasser:	Cheung, Ray, Duquesne, Sylvain, Fan, Junfeng, Guillermin, Nicolas, Verbauwhede, Ingrid, Xiaoxu Yao, Gavin
Format:	Tagungsbericht
Sprache:	eng
Online-Zugang:	Volltext
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!