Interconnection system requirements and modeling
Rapid technological advances in electronic systems technologies are placing increasingly severe demands on interconnection media. One primary driving force is the evolutionary advance in the scale of integration in silicon with its inherent cost and performance advantages. Another is the revolutiona...
Gespeichert in:
Veröffentlicht in: | AT&T Technical Journal 1987-07, Vol.66 (4), p.45-56 |
---|---|
Hauptverfasser: | , |
Format: | Artikel |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | 56 |
---|---|
container_issue | 4 |
container_start_page | 45 |
container_title | AT&T Technical Journal |
container_volume | 66 |
creator | Pinnel, M. Robert Knausenberger, Wulf H. |
description | Rapid technological advances in electronic systems technologies are placing increasingly severe demands on interconnection media. One primary driving force is the evolutionary advance in the scale of integration in silicon with its inherent cost and performance advantages. Another is the revolutionary development of photonics, which is rapidly integrating into most levels of the interconnection hierarchy. Increasingly, the interconnection environment dominates and limits the performance of large-scale electronic systems. This paper explores traditional levels of interconnection from IC chip packages to frames. It shows how the interconnection levels interrelate and must be improved simultaneously to achieve full performance and cost benefits. The first major step in this evolution is well underway with the rapid transition to surface mounting of devices. We describe advanced modeling tools and relate the results of modeling analysis to the challenges faced by interconnection technology hardware and materials. |
doi_str_mv | 10.1002/j.1538-7305.1987.tb00217.x |
format | Article |
fullrecord | <record><control><sourceid>istex_RIE</sourceid><recordid>TN_cdi_istex_primary_ark_67375_WNG_KT8XRPND_8</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>6768424</ieee_id><sourcerecordid>ark_67375_WNG_KT8XRPND_8</sourcerecordid><originalsourceid>FETCH-LOGICAL-c4047-d22956522a368710e84ab982d2f5d29339f9cee7c274aef9258c1ecc1e9bc0c23</originalsourceid><addsrcrecordid>eNqVkU1LAzEQhoMoWKu_wMsiXnfNx-bLi2jVWi1VpKK3kGZnZWu7rcmK7b83S0vvHsKE8MwzvBmEzgjOCMb0YpoRzlQqGeYZ0UpmzSQ-E5mt9lCHMilSIcXHPuooyUVKGc0P0VEIU4wxUUR0EB7UDXi3qGtwTbWok7AODcwTD98_lYc51E1IbF0k80UBs6r-PEYHpZ0FONnWLnq7vxv3HtLhc3_Qux6mLse5TAtKNRecUsuEkgSDyu1EK1rQkhdUM6ZL7QCkozK3UGrKlSPg4tEThx1lXXS58Tq_CMFDaZa-mlu_NgSbNruZmja7abObNrvZZjer2Hy-aV7a4Oys9LZ2VdgZJJdUaxKxqw32W81g_Y8B5mY4foy3aEg3hir-2mpnsP7LCMkkN--jvnkaq4_Xl9GtUZE_3fIAsMPjjlROc_YHacyGxQ</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype></control><display><type>article</type><title>Interconnection system requirements and modeling</title><source>IEEE Electronic Library (IEL)</source><creator>Pinnel, M. Robert ; Knausenberger, Wulf H.</creator><creatorcontrib>Pinnel, M. Robert ; Knausenberger, Wulf H.</creatorcontrib><description>Rapid technological advances in electronic systems technologies are placing increasingly severe demands on interconnection media. One primary driving force is the evolutionary advance in the scale of integration in silicon with its inherent cost and performance advantages. Another is the revolutionary development of photonics, which is rapidly integrating into most levels of the interconnection hierarchy. Increasingly, the interconnection environment dominates and limits the performance of large-scale electronic systems. This paper explores traditional levels of interconnection from IC chip packages to frames. It shows how the interconnection levels interrelate and must be improved simultaneously to achieve full performance and cost benefits. The first major step in this evolution is well underway with the rapid transition to surface mounting of devices. We describe advanced modeling tools and relate the results of modeling analysis to the challenges faced by interconnection technology hardware and materials.</description><identifier>ISSN: 8756-2324</identifier><identifier>EISSN: 2376-676X</identifier><identifier>EISSN: 1538-7305</identifier><identifier>DOI: 10.1002/j.1538-7305.1987.tb00217.x</identifier><identifier>CODEN: ATJOEM</identifier><language>eng</language><publisher>Oxford, UK: AT&T</publisher><subject>Applied sciences ; Electronics ; Exact sciences and technology ; Integrated circuits ; Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</subject><ispartof>AT&T Technical Journal, 1987-07, Vol.66 (4), p.45-56</ispartof><rights>1987 AT&T Technical Journal</rights><rights>1988 INIST-CNRS</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c4047-d22956522a368710e84ab982d2f5d29339f9cee7c274aef9258c1ecc1e9bc0c23</citedby><cites>FETCH-LOGICAL-c4047-d22956522a368710e84ab982d2f5d29339f9cee7c274aef9258c1ecc1e9bc0c23</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/6768424$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,776,780,792,27901,27902,54733</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/6768424$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc><backlink>$$Uhttp://pascal-francis.inist.fr/vibad/index.php?action=getRecordDetail&idt=7572991$$DView record in Pascal Francis$$Hfree_for_read</backlink></links><search><creatorcontrib>Pinnel, M. Robert</creatorcontrib><creatorcontrib>Knausenberger, Wulf H.</creatorcontrib><title>Interconnection system requirements and modeling</title><title>AT&T Technical Journal</title><addtitle>ATTTJ</addtitle><description>Rapid technological advances in electronic systems technologies are placing increasingly severe demands on interconnection media. One primary driving force is the evolutionary advance in the scale of integration in silicon with its inherent cost and performance advantages. Another is the revolutionary development of photonics, which is rapidly integrating into most levels of the interconnection hierarchy. Increasingly, the interconnection environment dominates and limits the performance of large-scale electronic systems. This paper explores traditional levels of interconnection from IC chip packages to frames. It shows how the interconnection levels interrelate and must be improved simultaneously to achieve full performance and cost benefits. The first major step in this evolution is well underway with the rapid transition to surface mounting of devices. We describe advanced modeling tools and relate the results of modeling analysis to the challenges faced by interconnection technology hardware and materials.</description><subject>Applied sciences</subject><subject>Electronics</subject><subject>Exact sciences and technology</subject><subject>Integrated circuits</subject><subject>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</subject><issn>8756-2324</issn><issn>2376-676X</issn><issn>1538-7305</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>1987</creationdate><recordtype>article</recordtype><recordid>eNqVkU1LAzEQhoMoWKu_wMsiXnfNx-bLi2jVWi1VpKK3kGZnZWu7rcmK7b83S0vvHsKE8MwzvBmEzgjOCMb0YpoRzlQqGeYZ0UpmzSQ-E5mt9lCHMilSIcXHPuooyUVKGc0P0VEIU4wxUUR0EB7UDXi3qGtwTbWok7AODcwTD98_lYc51E1IbF0k80UBs6r-PEYHpZ0FONnWLnq7vxv3HtLhc3_Qux6mLse5TAtKNRecUsuEkgSDyu1EK1rQkhdUM6ZL7QCkozK3UGrKlSPg4tEThx1lXXS58Tq_CMFDaZa-mlu_NgSbNruZmja7abObNrvZZjer2Hy-aV7a4Oys9LZ2VdgZJJdUaxKxqw32W81g_Y8B5mY4foy3aEg3hir-2mpnsP7LCMkkN--jvnkaq4_Xl9GtUZE_3fIAsMPjjlROc_YHacyGxQ</recordid><startdate>198707</startdate><enddate>198707</enddate><creator>Pinnel, M. Robert</creator><creator>Knausenberger, Wulf H.</creator><general>AT&T</general><general>Blackwell Publishing Ltd</general><general>American Telephone and Telegraph</general><scope>BSCLL</scope><scope>IQODW</scope><scope>AAYXX</scope><scope>CITATION</scope></search><sort><creationdate>198707</creationdate><title>Interconnection system requirements and modeling</title><author>Pinnel, M. Robert ; Knausenberger, Wulf H.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c4047-d22956522a368710e84ab982d2f5d29339f9cee7c274aef9258c1ecc1e9bc0c23</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>1987</creationdate><topic>Applied sciences</topic><topic>Electronics</topic><topic>Exact sciences and technology</topic><topic>Integrated circuits</topic><topic>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Pinnel, M. Robert</creatorcontrib><creatorcontrib>Knausenberger, Wulf H.</creatorcontrib><collection>Istex</collection><collection>Pascal-Francis</collection><collection>CrossRef</collection><jtitle>AT&T Technical Journal</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Pinnel, M. Robert</au><au>Knausenberger, Wulf H.</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Interconnection system requirements and modeling</atitle><jtitle>AT&T Technical Journal</jtitle><stitle>ATTTJ</stitle><date>1987-07</date><risdate>1987</risdate><volume>66</volume><issue>4</issue><spage>45</spage><epage>56</epage><pages>45-56</pages><issn>8756-2324</issn><eissn>2376-676X</eissn><eissn>1538-7305</eissn><coden>ATJOEM</coden><abstract>Rapid technological advances in electronic systems technologies are placing increasingly severe demands on interconnection media. One primary driving force is the evolutionary advance in the scale of integration in silicon with its inherent cost and performance advantages. Another is the revolutionary development of photonics, which is rapidly integrating into most levels of the interconnection hierarchy. Increasingly, the interconnection environment dominates and limits the performance of large-scale electronic systems. This paper explores traditional levels of interconnection from IC chip packages to frames. It shows how the interconnection levels interrelate and must be improved simultaneously to achieve full performance and cost benefits. The first major step in this evolution is well underway with the rapid transition to surface mounting of devices. We describe advanced modeling tools and relate the results of modeling analysis to the challenges faced by interconnection technology hardware and materials.</abstract><cop>Oxford, UK</cop><pub>AT&T</pub><doi>10.1002/j.1538-7305.1987.tb00217.x</doi><tpages>12</tpages></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | ISSN: 8756-2324 |
ispartof | AT&T Technical Journal, 1987-07, Vol.66 (4), p.45-56 |
issn | 8756-2324 2376-676X 1538-7305 |
language | eng |
recordid | cdi_istex_primary_ark_67375_WNG_KT8XRPND_8 |
source | IEEE Electronic Library (IEL) |
subjects | Applied sciences Electronics Exact sciences and technology Integrated circuits Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices |
title | Interconnection system requirements and modeling |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-06T10%3A05%3A31IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-istex_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Interconnection%20system%20requirements%20and%20modeling&rft.jtitle=AT&T%20Technical%20Journal&rft.au=Pinnel,%20M.%20Robert&rft.date=1987-07&rft.volume=66&rft.issue=4&rft.spage=45&rft.epage=56&rft.pages=45-56&rft.issn=8756-2324&rft.eissn=2376-676X&rft.coden=ATJOEM&rft_id=info:doi/10.1002/j.1538-7305.1987.tb00217.x&rft_dat=%3Cistex_RIE%3Eark_67375_WNG_KT8XRPND_8%3C/istex_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=6768424&rfr_iscdi=true |