Wafer-scale uniformity of Dolan-bridge and bridgeless Manhattan-style Josephson junctions for superconducting quantum processors

We investigate die-level and wafer-scale uniformity of Dolan-bridge and bridgeless Manhattan-style Josephson junctions, using multiple substrates with and without through-silicon vias (TSVs). Dolan junctions fabricated on planar substrates have the highest yield and lowest room-temperature conductan...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:Quantum science and technology 2024-04, Vol.9 (2), p.25006
Hauptverfasser: Muthusubramanian, Nandini, Finkel, Matvey, Duivestein, Pim, Zachariadis, Christos, van der Meer, Sean L M, Veen, Hendrik M, Beekman, Marc W, Stavenga, Thijs, Bruno, Alessandro, DiCarlo, Leonardo
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue 2
container_start_page 25006
container_title Quantum science and technology
container_volume 9
creator Muthusubramanian, Nandini
Finkel, Matvey
Duivestein, Pim
Zachariadis, Christos
van der Meer, Sean L M
Veen, Hendrik M
Beekman, Marc W
Stavenga, Thijs
Bruno, Alessandro
DiCarlo, Leonardo
description We investigate die-level and wafer-scale uniformity of Dolan-bridge and bridgeless Manhattan-style Josephson junctions, using multiple substrates with and without through-silicon vias (TSVs). Dolan junctions fabricated on planar substrates have the highest yield and lowest room-temperature conductance spread, equivalent to ∼ 100 M H z in transmon frequency. In TSV-integrated substrates, Dolan junctions suffer most in both yield and disorder, making Manhattan junctions preferable. Manhattan junctions show pronounced conductance decrease from wafer center to edge, which we qualitatively capture using a geometric model of spatially-dependent resist shadowing during junction electrode evaporation. Analysis of actual junction overlap areas using scanning electron micrographs supports the model, and further points to a remnant spatial dependence possibly due to contact resistance.
doi_str_mv 10.1088/2058-9565/ad199c
format Article
fullrecord <record><control><sourceid>iop_cross</sourceid><recordid>TN_cdi_iop_journals_10_1088_2058_9565_ad199c</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>qstad199c</sourcerecordid><originalsourceid>FETCH-LOGICAL-c306t-a27d3628c9548a08ca323b85302973b210c55c687ded5b6e752d9bdb87afae323</originalsourceid><addsrcrecordid>eNp1kL1PwzAQxS0EElXpzuiJidCLgxN7ROVbRSwgRsuxnTZVaqe2M3TjT8dVEGKA6Z7u3vvp9BA6z-EqB8bmBCjLOC3pXOqcc3WEJj-r41_6FM1C2ABAQfKcQzlBnx-yMT4LSnYGD7ZtnN-2cY9dg29dJ21W-1avDJZW41F2JgT8Iu1axpjuIe5T8tkF06-Ds3gzWBVbZwNOKByG3njlrB7S0q7wbpA2Dlvce6cSx_lwhk4a2QUz-55T9H5_97Z4zJavD0-Lm2WmCihjJkmli5Iwxek1k8CULEhRM1oA4VVRkxwUpapklTaa1qWpKNG81jWrZCNN8k4RjFzlXQjeNKL37Vb6vchBHEoUh5bEoSUxlpgiF2Okdb3YuMHb9KDYhSi4IAIIBShFr5tkvPzD-C_3C7Hdg9w</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype></control><display><type>article</type><title>Wafer-scale uniformity of Dolan-bridge and bridgeless Manhattan-style Josephson junctions for superconducting quantum processors</title><source>IOP Publishing Journals</source><source>Institute of Physics (IOP) Journals - HEAL-Link</source><creator>Muthusubramanian, Nandini ; Finkel, Matvey ; Duivestein, Pim ; Zachariadis, Christos ; van der Meer, Sean L M ; Veen, Hendrik M ; Beekman, Marc W ; Stavenga, Thijs ; Bruno, Alessandro ; DiCarlo, Leonardo</creator><creatorcontrib>Muthusubramanian, Nandini ; Finkel, Matvey ; Duivestein, Pim ; Zachariadis, Christos ; van der Meer, Sean L M ; Veen, Hendrik M ; Beekman, Marc W ; Stavenga, Thijs ; Bruno, Alessandro ; DiCarlo, Leonardo</creatorcontrib><description>We investigate die-level and wafer-scale uniformity of Dolan-bridge and bridgeless Manhattan-style Josephson junctions, using multiple substrates with and without through-silicon vias (TSVs). Dolan junctions fabricated on planar substrates have the highest yield and lowest room-temperature conductance spread, equivalent to ∼ 100 M H z in transmon frequency. In TSV-integrated substrates, Dolan junctions suffer most in both yield and disorder, making Manhattan junctions preferable. Manhattan junctions show pronounced conductance decrease from wafer center to edge, which we qualitatively capture using a geometric model of spatially-dependent resist shadowing during junction electrode evaporation. Analysis of actual junction overlap areas using scanning electron micrographs supports the model, and further points to a remnant spatial dependence possibly due to contact resistance.</description><identifier>ISSN: 2058-9565</identifier><identifier>EISSN: 2058-9565</identifier><identifier>DOI: 10.1088/2058-9565/ad199c</identifier><language>eng</language><publisher>IOP Publishing</publisher><subject>Dolan-bridge junction ; frequency targeting ; Manhattan-style junction ; scalability ; through-silicon vias ; transmon</subject><ispartof>Quantum science and technology, 2024-04, Vol.9 (2), p.25006</ispartof><rights>2024 The Author(s). Published by IOP Publishing Ltd</rights><lds50>peer_reviewed</lds50><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed><cites>FETCH-LOGICAL-c306t-a27d3628c9548a08ca323b85302973b210c55c687ded5b6e752d9bdb87afae323</cites><orcidid>0000-0003-0332-0280</orcidid></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://iopscience.iop.org/article/10.1088/2058-9565/ad199c/pdf$$EPDF$$P50$$Giop$$Hfree_for_read</linktopdf><link.rule.ids>314,777,781,27905,27906,53827,53874</link.rule.ids></links><search><creatorcontrib>Muthusubramanian, Nandini</creatorcontrib><creatorcontrib>Finkel, Matvey</creatorcontrib><creatorcontrib>Duivestein, Pim</creatorcontrib><creatorcontrib>Zachariadis, Christos</creatorcontrib><creatorcontrib>van der Meer, Sean L M</creatorcontrib><creatorcontrib>Veen, Hendrik M</creatorcontrib><creatorcontrib>Beekman, Marc W</creatorcontrib><creatorcontrib>Stavenga, Thijs</creatorcontrib><creatorcontrib>Bruno, Alessandro</creatorcontrib><creatorcontrib>DiCarlo, Leonardo</creatorcontrib><title>Wafer-scale uniformity of Dolan-bridge and bridgeless Manhattan-style Josephson junctions for superconducting quantum processors</title><title>Quantum science and technology</title><addtitle>QST</addtitle><addtitle>Quantum Sci. Technol</addtitle><description>We investigate die-level and wafer-scale uniformity of Dolan-bridge and bridgeless Manhattan-style Josephson junctions, using multiple substrates with and without through-silicon vias (TSVs). Dolan junctions fabricated on planar substrates have the highest yield and lowest room-temperature conductance spread, equivalent to ∼ 100 M H z in transmon frequency. In TSV-integrated substrates, Dolan junctions suffer most in both yield and disorder, making Manhattan junctions preferable. Manhattan junctions show pronounced conductance decrease from wafer center to edge, which we qualitatively capture using a geometric model of spatially-dependent resist shadowing during junction electrode evaporation. Analysis of actual junction overlap areas using scanning electron micrographs supports the model, and further points to a remnant spatial dependence possibly due to contact resistance.</description><subject>Dolan-bridge junction</subject><subject>frequency targeting</subject><subject>Manhattan-style junction</subject><subject>scalability</subject><subject>through-silicon vias</subject><subject>transmon</subject><issn>2058-9565</issn><issn>2058-9565</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2024</creationdate><recordtype>article</recordtype><sourceid>O3W</sourceid><recordid>eNp1kL1PwzAQxS0EElXpzuiJidCLgxN7ROVbRSwgRsuxnTZVaqe2M3TjT8dVEGKA6Z7u3vvp9BA6z-EqB8bmBCjLOC3pXOqcc3WEJj-r41_6FM1C2ABAQfKcQzlBnx-yMT4LSnYGD7ZtnN-2cY9dg29dJ21W-1avDJZW41F2JgT8Iu1axpjuIe5T8tkF06-Ds3gzWBVbZwNOKByG3njlrB7S0q7wbpA2Dlvce6cSx_lwhk4a2QUz-55T9H5_97Z4zJavD0-Lm2WmCihjJkmli5Iwxek1k8CULEhRM1oA4VVRkxwUpapklTaa1qWpKNG81jWrZCNN8k4RjFzlXQjeNKL37Vb6vchBHEoUh5bEoSUxlpgiF2Okdb3YuMHb9KDYhSi4IAIIBShFr5tkvPzD-C_3C7Hdg9w</recordid><startdate>20240401</startdate><enddate>20240401</enddate><creator>Muthusubramanian, Nandini</creator><creator>Finkel, Matvey</creator><creator>Duivestein, Pim</creator><creator>Zachariadis, Christos</creator><creator>van der Meer, Sean L M</creator><creator>Veen, Hendrik M</creator><creator>Beekman, Marc W</creator><creator>Stavenga, Thijs</creator><creator>Bruno, Alessandro</creator><creator>DiCarlo, Leonardo</creator><general>IOP Publishing</general><scope>O3W</scope><scope>TSCCA</scope><scope>AAYXX</scope><scope>CITATION</scope><orcidid>https://orcid.org/0000-0003-0332-0280</orcidid></search><sort><creationdate>20240401</creationdate><title>Wafer-scale uniformity of Dolan-bridge and bridgeless Manhattan-style Josephson junctions for superconducting quantum processors</title><author>Muthusubramanian, Nandini ; Finkel, Matvey ; Duivestein, Pim ; Zachariadis, Christos ; van der Meer, Sean L M ; Veen, Hendrik M ; Beekman, Marc W ; Stavenga, Thijs ; Bruno, Alessandro ; DiCarlo, Leonardo</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c306t-a27d3628c9548a08ca323b85302973b210c55c687ded5b6e752d9bdb87afae323</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2024</creationdate><topic>Dolan-bridge junction</topic><topic>frequency targeting</topic><topic>Manhattan-style junction</topic><topic>scalability</topic><topic>through-silicon vias</topic><topic>transmon</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Muthusubramanian, Nandini</creatorcontrib><creatorcontrib>Finkel, Matvey</creatorcontrib><creatorcontrib>Duivestein, Pim</creatorcontrib><creatorcontrib>Zachariadis, Christos</creatorcontrib><creatorcontrib>van der Meer, Sean L M</creatorcontrib><creatorcontrib>Veen, Hendrik M</creatorcontrib><creatorcontrib>Beekman, Marc W</creatorcontrib><creatorcontrib>Stavenga, Thijs</creatorcontrib><creatorcontrib>Bruno, Alessandro</creatorcontrib><creatorcontrib>DiCarlo, Leonardo</creatorcontrib><collection>IOP Publishing Free Content</collection><collection>IOPscience (Open Access)</collection><collection>CrossRef</collection><jtitle>Quantum science and technology</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Muthusubramanian, Nandini</au><au>Finkel, Matvey</au><au>Duivestein, Pim</au><au>Zachariadis, Christos</au><au>van der Meer, Sean L M</au><au>Veen, Hendrik M</au><au>Beekman, Marc W</au><au>Stavenga, Thijs</au><au>Bruno, Alessandro</au><au>DiCarlo, Leonardo</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Wafer-scale uniformity of Dolan-bridge and bridgeless Manhattan-style Josephson junctions for superconducting quantum processors</atitle><jtitle>Quantum science and technology</jtitle><stitle>QST</stitle><addtitle>Quantum Sci. Technol</addtitle><date>2024-04-01</date><risdate>2024</risdate><volume>9</volume><issue>2</issue><spage>25006</spage><pages>25006-</pages><issn>2058-9565</issn><eissn>2058-9565</eissn><abstract>We investigate die-level and wafer-scale uniformity of Dolan-bridge and bridgeless Manhattan-style Josephson junctions, using multiple substrates with and without through-silicon vias (TSVs). Dolan junctions fabricated on planar substrates have the highest yield and lowest room-temperature conductance spread, equivalent to ∼ 100 M H z in transmon frequency. In TSV-integrated substrates, Dolan junctions suffer most in both yield and disorder, making Manhattan junctions preferable. Manhattan junctions show pronounced conductance decrease from wafer center to edge, which we qualitatively capture using a geometric model of spatially-dependent resist shadowing during junction electrode evaporation. Analysis of actual junction overlap areas using scanning electron micrographs supports the model, and further points to a remnant spatial dependence possibly due to contact resistance.</abstract><pub>IOP Publishing</pub><doi>10.1088/2058-9565/ad199c</doi><tpages>11</tpages><orcidid>https://orcid.org/0000-0003-0332-0280</orcidid><oa>free_for_read</oa></addata></record>
fulltext fulltext
identifier ISSN: 2058-9565
ispartof Quantum science and technology, 2024-04, Vol.9 (2), p.25006
issn 2058-9565
2058-9565
language eng
recordid cdi_iop_journals_10_1088_2058_9565_ad199c
source IOP Publishing Journals; Institute of Physics (IOP) Journals - HEAL-Link
subjects Dolan-bridge junction
frequency targeting
Manhattan-style junction
scalability
through-silicon vias
transmon
title Wafer-scale uniformity of Dolan-bridge and bridgeless Manhattan-style Josephson junctions for superconducting quantum processors
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-17T23%3A20%3A27IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-iop_cross&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Wafer-scale%20uniformity%20of%20Dolan-bridge%20and%20bridgeless%20Manhattan-style%20Josephson%20junctions%20for%20superconducting%20quantum%20processors&rft.jtitle=Quantum%20science%20and%20technology&rft.au=Muthusubramanian,%20Nandini&rft.date=2024-04-01&rft.volume=9&rft.issue=2&rft.spage=25006&rft.pages=25006-&rft.issn=2058-9565&rft.eissn=2058-9565&rft_id=info:doi/10.1088/2058-9565/ad199c&rft_dat=%3Ciop_cross%3Eqstad199c%3C/iop_cross%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true