FPGA implementation of an arbitrary resample rate, FOH, pulse width modulator

This study presents a field-programmable gate array implementation of an advanced pulse-width modulator which combines a first-order hold (FOH) with phase accumulator carrier pulse-width modulation (PACPWM) for significantly reduced phase delay, and bandwidth extension in multi-level applications. T...

Ausführliche Beschreibung