Formal verification of timed VHDL programs
The verification of timed digital circuits is an important issue. These circuits are composed by logical gates, each of them being associated with propagation delays. The analysis of such circuits is necessary to identify critical path and adjust the clock period of the circuit or to determine the s...
Gespeichert in:
Hauptverfasser: | , , , , , |
---|---|
Format: | Tagungsbericht |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | 85 |
---|---|
container_issue | |
container_start_page | 80 |
container_title | |
container_volume | |
creator | Bara, A Bazargan-Sabet, P Chevallier, R Encrenaz, E Ledu, D Renault, P |
description | The verification of timed digital circuits is an important issue. These circuits are composed by logical gates, each of them being associated with propagation delays. The analysis of such circuits is necessary to identify critical path and adjust the clock period of the circuit or to determine the stability period of input/ouput signals. These circuits are represented by a functional model described in VHDL and a timing model associating propagation delays to each functional block. This model is translated into timed automata formalism upon which classical simulation or model checking verification can be performed. This method rises two problems: 1) Propagation delays associated to a gate depend on the transistor assembly and the manufacturer's technology. How do we associate propagation delays to a logical gate ? 2) How to automatically translate a VHDL functional description, combined with propagation delays, into timed automata ? This paper addresses these two problems. It presents a method automating the verification of VHDL descriptions, augmented with interval bounded propagation delays, obtained by electrical simulation of the transistor model of the gates. |
doi_str_mv | 10.1049/ic.2010.0133 |
format | Conference Proceeding |
fullrecord | <record><control><sourceid>hal_iet_c</sourceid><recordid>TN_cdi_iet_conferences_10_1049_ic_2010_0133</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>oai_HAL_hal_01290704v1</sourcerecordid><originalsourceid>FETCH-LOGICAL-h140t-54338881e0180184110b786de4e5764f3f40d14205f04fc03633897a5b6b82db3</originalsourceid><addsrcrecordid>eNotkEFLxDAQhQMiqOve_AG9qnSdaSZtelxW1woFL-o1pGniRtpmScuC_96WFQYe8_h4h4-xO4QNApVP3mwymB9Azi_YTVYKDgKI0xVbj-MPAGCZF0LSNXvYh9jrLjnZ6J03evJhSIJLJt_bNvmqnuvkGMN31P14yy6d7ka7_s8V-9y_fOyqtH5_fdtt6_SABFMqiHMpJVpAOR8hQlPIvLVkRZGT446gRcpAOCBngOczXxZaNHkjs7bhK3Z_3j3oTh2j73X8VUF7VW1rtXSAWQkF0Aln9vHMejspEwZnox2MHRWCWlQob9SiQi0q-B_H4U7R</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Formal verification of timed VHDL programs</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Bara, A ; Bazargan-Sabet, P ; Chevallier, R ; Encrenaz, E ; Ledu, D ; Renault, P</creator><creatorcontrib>Bara, A ; Bazargan-Sabet, P ; Chevallier, R ; Encrenaz, E ; Ledu, D ; Renault, P</creatorcontrib><description>The verification of timed digital circuits is an important issue. These circuits are composed by logical gates, each of them being associated with propagation delays. The analysis of such circuits is necessary to identify critical path and adjust the clock period of the circuit or to determine the stability period of input/ouput signals. These circuits are represented by a functional model described in VHDL and a timing model associating propagation delays to each functional block. This model is translated into timed automata formalism upon which classical simulation or model checking verification can be performed. This method rises two problems: 1) Propagation delays associated to a gate depend on the transistor assembly and the manufacturer's technology. How do we associate propagation delays to a logical gate ? 2) How to automatically translate a VHDL functional description, combined with propagation delays, into timed automata ? This paper addresses these two problems. It presents a method automating the verification of VHDL descriptions, augmented with interval bounded propagation delays, obtained by electrical simulation of the transistor model of the gates.</description><identifier>ISBN: 2953050434</identifier><identifier>ISBN: 9782953050431</identifier><identifier>DOI: 10.1049/ic.2010.0133</identifier><language>eng</language><publisher>Stevenage: IET</publisher><subject>Automata theory ; Computer Science ; Computer-aided logic design ; Digital circuit design, modelling and testing ; Formal methods ; Logic circuits</subject><ispartof>2010 Forum on Specification & Design Languages (FDL 2010), 2010, p.80-85</ispartof><rights>Distributed under a Creative Commons Attribution 4.0 International License</rights><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><link.rule.ids>310,311,782,786,791,792,887,4052,4053,27932</link.rule.ids><backlink>$$Uhttps://hal.science/hal-01290704$$DView record in HAL$$Hfree_for_read</backlink></links><search><creatorcontrib>Bara, A</creatorcontrib><creatorcontrib>Bazargan-Sabet, P</creatorcontrib><creatorcontrib>Chevallier, R</creatorcontrib><creatorcontrib>Encrenaz, E</creatorcontrib><creatorcontrib>Ledu, D</creatorcontrib><creatorcontrib>Renault, P</creatorcontrib><title>Formal verification of timed VHDL programs</title><title>2010 Forum on Specification & Design Languages (FDL 2010)</title><description>The verification of timed digital circuits is an important issue. These circuits are composed by logical gates, each of them being associated with propagation delays. The analysis of such circuits is necessary to identify critical path and adjust the clock period of the circuit or to determine the stability period of input/ouput signals. These circuits are represented by a functional model described in VHDL and a timing model associating propagation delays to each functional block. This model is translated into timed automata formalism upon which classical simulation or model checking verification can be performed. This method rises two problems: 1) Propagation delays associated to a gate depend on the transistor assembly and the manufacturer's technology. How do we associate propagation delays to a logical gate ? 2) How to automatically translate a VHDL functional description, combined with propagation delays, into timed automata ? This paper addresses these two problems. It presents a method automating the verification of VHDL descriptions, augmented with interval bounded propagation delays, obtained by electrical simulation of the transistor model of the gates.</description><subject>Automata theory</subject><subject>Computer Science</subject><subject>Computer-aided logic design</subject><subject>Digital circuit design, modelling and testing</subject><subject>Formal methods</subject><subject>Logic circuits</subject><isbn>2953050434</isbn><isbn>9782953050431</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2010</creationdate><recordtype>conference_proceeding</recordtype><recordid>eNotkEFLxDAQhQMiqOve_AG9qnSdaSZtelxW1woFL-o1pGniRtpmScuC_96WFQYe8_h4h4-xO4QNApVP3mwymB9Azi_YTVYKDgKI0xVbj-MPAGCZF0LSNXvYh9jrLjnZ6J03evJhSIJLJt_bNvmqnuvkGMN31P14yy6d7ka7_s8V-9y_fOyqtH5_fdtt6_SABFMqiHMpJVpAOR8hQlPIvLVkRZGT446gRcpAOCBngOczXxZaNHkjs7bhK3Z_3j3oTh2j73X8VUF7VW1rtXSAWQkF0Aln9vHMejspEwZnox2MHRWCWlQob9SiQi0q-B_H4U7R</recordid><startdate>2010</startdate><enddate>2010</enddate><creator>Bara, A</creator><creator>Bazargan-Sabet, P</creator><creator>Chevallier, R</creator><creator>Encrenaz, E</creator><creator>Ledu, D</creator><creator>Renault, P</creator><general>IET</general><scope>8ET</scope><scope>1XC</scope></search><sort><creationdate>2010</creationdate><title>Formal verification of timed VHDL programs</title><author>Bara, A ; Bazargan-Sabet, P ; Chevallier, R ; Encrenaz, E ; Ledu, D ; Renault, P</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-h140t-54338881e0180184110b786de4e5764f3f40d14205f04fc03633897a5b6b82db3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2010</creationdate><topic>Automata theory</topic><topic>Computer Science</topic><topic>Computer-aided logic design</topic><topic>Digital circuit design, modelling and testing</topic><topic>Formal methods</topic><topic>Logic circuits</topic><toplevel>online_resources</toplevel><creatorcontrib>Bara, A</creatorcontrib><creatorcontrib>Bazargan-Sabet, P</creatorcontrib><creatorcontrib>Chevallier, R</creatorcontrib><creatorcontrib>Encrenaz, E</creatorcontrib><creatorcontrib>Ledu, D</creatorcontrib><creatorcontrib>Renault, P</creatorcontrib><collection>IET Conference Publications by volume</collection><collection>Hyper Article en Ligne (HAL)</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Bara, A</au><au>Bazargan-Sabet, P</au><au>Chevallier, R</au><au>Encrenaz, E</au><au>Ledu, D</au><au>Renault, P</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Formal verification of timed VHDL programs</atitle><btitle>2010 Forum on Specification & Design Languages (FDL 2010)</btitle><date>2010</date><risdate>2010</risdate><spage>80</spage><epage>85</epage><pages>80-85</pages><isbn>2953050434</isbn><isbn>9782953050431</isbn><abstract>The verification of timed digital circuits is an important issue. These circuits are composed by logical gates, each of them being associated with propagation delays. The analysis of such circuits is necessary to identify critical path and adjust the clock period of the circuit or to determine the stability period of input/ouput signals. These circuits are represented by a functional model described in VHDL and a timing model associating propagation delays to each functional block. This model is translated into timed automata formalism upon which classical simulation or model checking verification can be performed. This method rises two problems: 1) Propagation delays associated to a gate depend on the transistor assembly and the manufacturer's technology. How do we associate propagation delays to a logical gate ? 2) How to automatically translate a VHDL functional description, combined with propagation delays, into timed automata ? This paper addresses these two problems. It presents a method automating the verification of VHDL descriptions, augmented with interval bounded propagation delays, obtained by electrical simulation of the transistor model of the gates.</abstract><cop>Stevenage</cop><pub>IET</pub><doi>10.1049/ic.2010.0133</doi><tpages>6</tpages></addata></record> |
fulltext | fulltext |
identifier | ISBN: 2953050434 |
ispartof | 2010 Forum on Specification & Design Languages (FDL 2010), 2010, p.80-85 |
issn | |
language | eng |
recordid | cdi_iet_conferences_10_1049_ic_2010_0133 |
source | IEEE Electronic Library (IEL) Conference Proceedings |
subjects | Automata theory Computer Science Computer-aided logic design Digital circuit design, modelling and testing Formal methods Logic circuits |
title | Formal verification of timed VHDL programs |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-06T18%3A19%3A08IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-hal_iet_c&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Formal%20verification%20of%20timed%20VHDL%20programs&rft.btitle=2010%20Forum%20on%20Specification%20&%20Design%20Languages%20(FDL%202010)&rft.au=Bara,%20A&rft.date=2010&rft.spage=80&rft.epage=85&rft.pages=80-85&rft.isbn=2953050434&rft.isbn_list=9782953050431&rft_id=info:doi/10.1049/ic.2010.0133&rft_dat=%3Chal_iet_c%3Eoai_HAL_hal_01290704v1%3C/hal_iet_c%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |