The CMOS gate forest: an efficient and flexible high-performance ASIC design environment
The basic concepts of the second-generation gate arrays are described. The most important architectures that were used to implement the different concepts are discussed. An overview of the current status of a number of typical sea-of-gates masters is given. A number of quality marks have been define...
Gespeichert in:
Veröffentlicht in: | IEEE journal of solid-state circuits 1988-04, Vol.23 (2), p.387-399 |
---|---|
Hauptverfasser: | , , |
Format: | Artikel |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | 399 |
---|---|
container_issue | 2 |
container_start_page | 387 |
container_title | IEEE journal of solid-state circuits |
container_volume | 23 |
creator | Beunder, M.A. Kernhof, J.P. Hoefflinger, B. |
description | The basic concepts of the second-generation gate arrays are described. The most important architectures that were used to implement the different concepts are discussed. An overview of the current status of a number of typical sea-of-gates masters is given. A number of quality marks have been defined along which the different architectures can be evaluated. These quality marks range from microarchitecture aspects such as isolation techniques and connectability of the core cells, to macro aspects such as distribution functions. Using these quality marks for reference, the Gate Forest is discussed. The Gate Forest is seen as a major extension of the sea-of-gates principle. It differs from the extant sea-of-gates concept in several important aspects. It is based on a hierarchical concept, both in architecture and design. It combines flexibility and efficiency in one environment by providing transistor-level optimization together with cell library support for different logic design styles. It furthermore supports the efficient implementation of different types of memory in any desired location. The current status of the second generation of the Gate Forest is also briefly described.< > |
doi_str_mv | 10.1109/4.999 |
format | Article |
fullrecord | <record><control><sourceid>proquest_RIE</sourceid><recordid>TN_cdi_ieee_primary_999</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>999</ieee_id><sourcerecordid>25056617</sourcerecordid><originalsourceid>FETCH-LOGICAL-c229t-3ad66f0c7d51e0c21704e2e068bc1e70138b4c86d1e3f2664f818807f4d42a653</originalsourceid><addsrcrecordid>eNqF0E1LAzEQBuAgCtbas9dc9LY1yWaTrLey-FGo9NAKvS3Z7KSN7EdNtqL_3pSKV0_DMM8Mw4vQhJIppSS_59M8z8_QiGaZSqhMN-doRAhVSc4IuURXIbzHlnNFR2iz3gEuXpcrvNUDYNt7CMMD1h0Ga51x0A2xqbFt4MtVDeCd2-6SPfgoW90ZwLPVvMA1BLeNO92n833Xxq1rdGF1E2DyW8fo7elxXbwki-XzvJgtEsNYPiSproWwxMg6o0AMo5JwYECEqgwFSWiqKm6UqCmklgnBraJKEWl5zZkWWTpGd6e7e99_HOLzZeuCgabRHfSHUDIlZC6k_B9mJBOCHuHtCRrfh-DBlnvvWu2_S0rKY8AlL2PA0d2cnAOAP3Oc_ABpvXNo</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>25056617</pqid></control><display><type>article</type><title>The CMOS gate forest: an efficient and flexible high-performance ASIC design environment</title><source>IEEE Electronic Library (IEL)</source><creator>Beunder, M.A. ; Kernhof, J.P. ; Hoefflinger, B.</creator><creatorcontrib>Beunder, M.A. ; Kernhof, J.P. ; Hoefflinger, B.</creatorcontrib><description>The basic concepts of the second-generation gate arrays are described. The most important architectures that were used to implement the different concepts are discussed. An overview of the current status of a number of typical sea-of-gates masters is given. A number of quality marks have been defined along which the different architectures can be evaluated. These quality marks range from microarchitecture aspects such as isolation techniques and connectability of the core cells, to macro aspects such as distribution functions. Using these quality marks for reference, the Gate Forest is discussed. The Gate Forest is seen as a major extension of the sea-of-gates principle. It differs from the extant sea-of-gates concept in several important aspects. It is based on a hierarchical concept, both in architecture and design. It combines flexibility and efficiency in one environment by providing transistor-level optimization together with cell library support for different logic design styles. It furthermore supports the efficient implementation of different types of memory in any desired location. The current status of the second generation of the Gate Forest is also briefly described.< ></description><identifier>ISSN: 0018-9200</identifier><identifier>EISSN: 1558-173X</identifier><identifier>DOI: 10.1109/4.999</identifier><identifier>CODEN: IJSCBC</identifier><language>eng</language><publisher>IEEE</publisher><subject>Design optimization ; Distribution functions ; Libraries ; Logic design ; Microarchitecture</subject><ispartof>IEEE journal of solid-state circuits, 1988-04, Vol.23 (2), p.387-399</ispartof><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c229t-3ad66f0c7d51e0c21704e2e068bc1e70138b4c86d1e3f2664f818807f4d42a653</citedby><cites>FETCH-LOGICAL-c229t-3ad66f0c7d51e0c21704e2e068bc1e70138b4c86d1e3f2664f818807f4d42a653</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/999$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,780,784,796,27915,27916,54749</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/999$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Beunder, M.A.</creatorcontrib><creatorcontrib>Kernhof, J.P.</creatorcontrib><creatorcontrib>Hoefflinger, B.</creatorcontrib><title>The CMOS gate forest: an efficient and flexible high-performance ASIC design environment</title><title>IEEE journal of solid-state circuits</title><addtitle>JSSC</addtitle><description>The basic concepts of the second-generation gate arrays are described. The most important architectures that were used to implement the different concepts are discussed. An overview of the current status of a number of typical sea-of-gates masters is given. A number of quality marks have been defined along which the different architectures can be evaluated. These quality marks range from microarchitecture aspects such as isolation techniques and connectability of the core cells, to macro aspects such as distribution functions. Using these quality marks for reference, the Gate Forest is discussed. The Gate Forest is seen as a major extension of the sea-of-gates principle. It differs from the extant sea-of-gates concept in several important aspects. It is based on a hierarchical concept, both in architecture and design. It combines flexibility and efficiency in one environment by providing transistor-level optimization together with cell library support for different logic design styles. It furthermore supports the efficient implementation of different types of memory in any desired location. The current status of the second generation of the Gate Forest is also briefly described.< ></description><subject>Design optimization</subject><subject>Distribution functions</subject><subject>Libraries</subject><subject>Logic design</subject><subject>Microarchitecture</subject><issn>0018-9200</issn><issn>1558-173X</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>1988</creationdate><recordtype>article</recordtype><recordid>eNqF0E1LAzEQBuAgCtbas9dc9LY1yWaTrLey-FGo9NAKvS3Z7KSN7EdNtqL_3pSKV0_DMM8Mw4vQhJIppSS_59M8z8_QiGaZSqhMN-doRAhVSc4IuURXIbzHlnNFR2iz3gEuXpcrvNUDYNt7CMMD1h0Ga51x0A2xqbFt4MtVDeCd2-6SPfgoW90ZwLPVvMA1BLeNO92n833Xxq1rdGF1E2DyW8fo7elxXbwki-XzvJgtEsNYPiSproWwxMg6o0AMo5JwYECEqgwFSWiqKm6UqCmklgnBraJKEWl5zZkWWTpGd6e7e99_HOLzZeuCgabRHfSHUDIlZC6k_B9mJBOCHuHtCRrfh-DBlnvvWu2_S0rKY8AlL2PA0d2cnAOAP3Oc_ABpvXNo</recordid><startdate>198804</startdate><enddate>198804</enddate><creator>Beunder, M.A.</creator><creator>Kernhof, J.P.</creator><creator>Hoefflinger, B.</creator><general>IEEE</general><scope>AAYXX</scope><scope>CITATION</scope><scope>8FD</scope><scope>H8D</scope><scope>L7M</scope><scope>7SP</scope></search><sort><creationdate>198804</creationdate><title>The CMOS gate forest: an efficient and flexible high-performance ASIC design environment</title><author>Beunder, M.A. ; Kernhof, J.P. ; Hoefflinger, B.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c229t-3ad66f0c7d51e0c21704e2e068bc1e70138b4c86d1e3f2664f818807f4d42a653</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>1988</creationdate><topic>Design optimization</topic><topic>Distribution functions</topic><topic>Libraries</topic><topic>Logic design</topic><topic>Microarchitecture</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Beunder, M.A.</creatorcontrib><creatorcontrib>Kernhof, J.P.</creatorcontrib><creatorcontrib>Hoefflinger, B.</creatorcontrib><collection>CrossRef</collection><collection>Technology Research Database</collection><collection>Aerospace Database</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Electronics & Communications Abstracts</collection><jtitle>IEEE journal of solid-state circuits</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Beunder, M.A.</au><au>Kernhof, J.P.</au><au>Hoefflinger, B.</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>The CMOS gate forest: an efficient and flexible high-performance ASIC design environment</atitle><jtitle>IEEE journal of solid-state circuits</jtitle><stitle>JSSC</stitle><date>1988-04</date><risdate>1988</risdate><volume>23</volume><issue>2</issue><spage>387</spage><epage>399</epage><pages>387-399</pages><issn>0018-9200</issn><eissn>1558-173X</eissn><coden>IJSCBC</coden><abstract>The basic concepts of the second-generation gate arrays are described. The most important architectures that were used to implement the different concepts are discussed. An overview of the current status of a number of typical sea-of-gates masters is given. A number of quality marks have been defined along which the different architectures can be evaluated. These quality marks range from microarchitecture aspects such as isolation techniques and connectability of the core cells, to macro aspects such as distribution functions. Using these quality marks for reference, the Gate Forest is discussed. The Gate Forest is seen as a major extension of the sea-of-gates principle. It differs from the extant sea-of-gates concept in several important aspects. It is based on a hierarchical concept, both in architecture and design. It combines flexibility and efficiency in one environment by providing transistor-level optimization together with cell library support for different logic design styles. It furthermore supports the efficient implementation of different types of memory in any desired location. The current status of the second generation of the Gate Forest is also briefly described.< ></abstract><pub>IEEE</pub><doi>10.1109/4.999</doi><tpages>13</tpages></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | ISSN: 0018-9200 |
ispartof | IEEE journal of solid-state circuits, 1988-04, Vol.23 (2), p.387-399 |
issn | 0018-9200 1558-173X |
language | eng |
recordid | cdi_ieee_primary_999 |
source | IEEE Electronic Library (IEL) |
subjects | Design optimization Distribution functions Libraries Logic design Microarchitecture |
title | The CMOS gate forest: an efficient and flexible high-performance ASIC design environment |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-14T23%3A34%3A42IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=The%20CMOS%20gate%20forest:%20an%20efficient%20and%20flexible%20high-performance%20ASIC%20design%20environment&rft.jtitle=IEEE%20journal%20of%20solid-state%20circuits&rft.au=Beunder,%20M.A.&rft.date=1988-04&rft.volume=23&rft.issue=2&rft.spage=387&rft.epage=399&rft.pages=387-399&rft.issn=0018-9200&rft.eissn=1558-173X&rft.coden=IJSCBC&rft_id=info:doi/10.1109/4.999&rft_dat=%3Cproquest_RIE%3E25056617%3C/proquest_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=25056617&rft_id=info:pmid/&rft_ieee_id=999&rfr_iscdi=true |