MOSFET parameters extraction in VDSM ULSI CAD with a parallel-programming strategy
In this paper, we develop an efficient optimization algorithm for MOSFET parameter extraction in VDSM ULSI circuit design, which combines a search-space smoothing strategy, smoothes a large number of local barriers and makes conventional heuristic searching much more efficient. The experiment was im...
Gespeichert in:
Hauptverfasser: | , , , , |
---|---|
Format: | Tagungsbericht |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | 676 |
---|---|
container_issue | |
container_start_page | 673 |
container_title | |
container_volume | |
creator | Min Jiang Bin Yang Liang Zhang Lijiu Ji Yangyuan Wang |
description | In this paper, we develop an efficient optimization algorithm for MOSFET parameter extraction in VDSM ULSI circuit design, which combines a search-space smoothing strategy, smoothes a large number of local barriers and makes conventional heuristic searching much more efficient. The experiment was implemented with a parallel programming strategy on a distributed multi-computer system with improved computing efficiency. With such an algorithm, we can obtain global solutions much more easily and more accurately than conventional searching algorithms, and parameter extraction automation can make it possible to synthesize simple analog circuits with a small number of transistors. |
doi_str_mv | 10.1109/ICASIC.2001.982653 |
format | Conference Proceeding |
fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_982653</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>982653</ieee_id><sourcerecordid>982653</sourcerecordid><originalsourceid>FETCH-LOGICAL-i104t-545ced6a2cb0c35c385cf50a037f37deb5eebfeaa083afd4f42409a4d352ebfb3</originalsourceid><addsrcrecordid>eNotT8tugzAQtFRVapvmB3LyD0AXbIM5RqQPpESRStNrZMyaugKCjKU2f18r6VzmsPPYIWSVQJwkUDxV5bquyjgFSOJCpplgN-QBcgksy_Jc3pHlPH9DABecS3lP3nf7-uX5g07KqQE9upnir3dKe3saqR3p56be0cO2rmi53tAf67-ouqj7HvtocqcuGAc7dnQONo_d-ZHcGtXPuPznBTmEhvIt2u5fw3_byCbAfSS40NhmKtUNaCY0k0IbAQpYbljeYiMQG4NKgWTKtNzwlEOheMtEGg4NW5DVNdci4nFydlDufLyuZn9r5k55</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>MOSFET parameters extraction in VDSM ULSI CAD with a parallel-programming strategy</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Min Jiang ; Bin Yang ; Liang Zhang ; Lijiu Ji ; Yangyuan Wang</creator><creatorcontrib>Min Jiang ; Bin Yang ; Liang Zhang ; Lijiu Ji ; Yangyuan Wang</creatorcontrib><description>In this paper, we develop an efficient optimization algorithm for MOSFET parameter extraction in VDSM ULSI circuit design, which combines a search-space smoothing strategy, smoothes a large number of local barriers and makes conventional heuristic searching much more efficient. The experiment was implemented with a parallel programming strategy on a distributed multi-computer system with improved computing efficiency. With such an algorithm, we can obtain global solutions much more easily and more accurately than conventional searching algorithms, and parameter extraction automation can make it possible to synthesize simple analog circuits with a small number of transistors.</description><identifier>ISBN: 0780366778</identifier><identifier>ISBN: 9780780366770</identifier><identifier>DOI: 10.1109/ICASIC.2001.982653</identifier><language>eng</language><publisher>IEEE</publisher><subject>Circuit synthesis ; Concurrent computing ; Design automation ; Design optimization ; Distributed computing ; MOSFET circuits ; Parallel programming ; Parameter extraction ; Smoothing methods ; Ultra large scale integration</subject><ispartof>ASICON 2001. 2001 4th International Conference on ASIC Proceedings (Cat. No.01TH8549), 2001, p.673-676</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/982653$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2058,4050,4051,27925,54920</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/982653$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Min Jiang</creatorcontrib><creatorcontrib>Bin Yang</creatorcontrib><creatorcontrib>Liang Zhang</creatorcontrib><creatorcontrib>Lijiu Ji</creatorcontrib><creatorcontrib>Yangyuan Wang</creatorcontrib><title>MOSFET parameters extraction in VDSM ULSI CAD with a parallel-programming strategy</title><title>ASICON 2001. 2001 4th International Conference on ASIC Proceedings (Cat. No.01TH8549)</title><addtitle>ICASIC</addtitle><description>In this paper, we develop an efficient optimization algorithm for MOSFET parameter extraction in VDSM ULSI circuit design, which combines a search-space smoothing strategy, smoothes a large number of local barriers and makes conventional heuristic searching much more efficient. The experiment was implemented with a parallel programming strategy on a distributed multi-computer system with improved computing efficiency. With such an algorithm, we can obtain global solutions much more easily and more accurately than conventional searching algorithms, and parameter extraction automation can make it possible to synthesize simple analog circuits with a small number of transistors.</description><subject>Circuit synthesis</subject><subject>Concurrent computing</subject><subject>Design automation</subject><subject>Design optimization</subject><subject>Distributed computing</subject><subject>MOSFET circuits</subject><subject>Parallel programming</subject><subject>Parameter extraction</subject><subject>Smoothing methods</subject><subject>Ultra large scale integration</subject><isbn>0780366778</isbn><isbn>9780780366770</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2001</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNotT8tugzAQtFRVapvmB3LyD0AXbIM5RqQPpESRStNrZMyaugKCjKU2f18r6VzmsPPYIWSVQJwkUDxV5bquyjgFSOJCpplgN-QBcgksy_Jc3pHlPH9DABecS3lP3nf7-uX5g07KqQE9upnir3dKe3saqR3p56be0cO2rmi53tAf67-ouqj7HvtocqcuGAc7dnQONo_d-ZHcGtXPuPznBTmEhvIt2u5fw3_byCbAfSS40NhmKtUNaCY0k0IbAQpYbljeYiMQG4NKgWTKtNzwlEOheMtEGg4NW5DVNdci4nFydlDufLyuZn9r5k55</recordid><startdate>2001</startdate><enddate>2001</enddate><creator>Min Jiang</creator><creator>Bin Yang</creator><creator>Liang Zhang</creator><creator>Lijiu Ji</creator><creator>Yangyuan Wang</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>2001</creationdate><title>MOSFET parameters extraction in VDSM ULSI CAD with a parallel-programming strategy</title><author>Min Jiang ; Bin Yang ; Liang Zhang ; Lijiu Ji ; Yangyuan Wang</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i104t-545ced6a2cb0c35c385cf50a037f37deb5eebfeaa083afd4f42409a4d352ebfb3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2001</creationdate><topic>Circuit synthesis</topic><topic>Concurrent computing</topic><topic>Design automation</topic><topic>Design optimization</topic><topic>Distributed computing</topic><topic>MOSFET circuits</topic><topic>Parallel programming</topic><topic>Parameter extraction</topic><topic>Smoothing methods</topic><topic>Ultra large scale integration</topic><toplevel>online_resources</toplevel><creatorcontrib>Min Jiang</creatorcontrib><creatorcontrib>Bin Yang</creatorcontrib><creatorcontrib>Liang Zhang</creatorcontrib><creatorcontrib>Lijiu Ji</creatorcontrib><creatorcontrib>Yangyuan Wang</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Min Jiang</au><au>Bin Yang</au><au>Liang Zhang</au><au>Lijiu Ji</au><au>Yangyuan Wang</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>MOSFET parameters extraction in VDSM ULSI CAD with a parallel-programming strategy</atitle><btitle>ASICON 2001. 2001 4th International Conference on ASIC Proceedings (Cat. No.01TH8549)</btitle><stitle>ICASIC</stitle><date>2001</date><risdate>2001</risdate><spage>673</spage><epage>676</epage><pages>673-676</pages><isbn>0780366778</isbn><isbn>9780780366770</isbn><abstract>In this paper, we develop an efficient optimization algorithm for MOSFET parameter extraction in VDSM ULSI circuit design, which combines a search-space smoothing strategy, smoothes a large number of local barriers and makes conventional heuristic searching much more efficient. The experiment was implemented with a parallel programming strategy on a distributed multi-computer system with improved computing efficiency. With such an algorithm, we can obtain global solutions much more easily and more accurately than conventional searching algorithms, and parameter extraction automation can make it possible to synthesize simple analog circuits with a small number of transistors.</abstract><pub>IEEE</pub><doi>10.1109/ICASIC.2001.982653</doi><tpages>4</tpages></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | ISBN: 0780366778 |
ispartof | ASICON 2001. 2001 4th International Conference on ASIC Proceedings (Cat. No.01TH8549), 2001, p.673-676 |
issn | |
language | eng |
recordid | cdi_ieee_primary_982653 |
source | IEEE Electronic Library (IEL) Conference Proceedings |
subjects | Circuit synthesis Concurrent computing Design automation Design optimization Distributed computing MOSFET circuits Parallel programming Parameter extraction Smoothing methods Ultra large scale integration |
title | MOSFET parameters extraction in VDSM ULSI CAD with a parallel-programming strategy |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-03T12%3A36%3A37IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=MOSFET%20parameters%20extraction%20in%20VDSM%20ULSI%20CAD%20with%20a%20parallel-programming%20strategy&rft.btitle=ASICON%202001.%202001%204th%20International%20Conference%20on%20ASIC%20Proceedings%20(Cat.%20No.01TH8549)&rft.au=Min%20Jiang&rft.date=2001&rft.spage=673&rft.epage=676&rft.pages=673-676&rft.isbn=0780366778&rft.isbn_list=9780780366770&rft_id=info:doi/10.1109/ICASIC.2001.982653&rft_dat=%3Cieee_6IE%3E982653%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=982653&rfr_iscdi=true |