Low-Variance Memristor-Based Multi-Level Ternary Combinational Logic

This paper presents a series of multi-stage hybrid memristor-CMOS ternary combinational logic stages that are optimized for reducing silicon area occupation. Prior demonstrations of memristive logic are typically constrained to single-stage logic due to the variety of challenges that affect device p...

Ausführliche Beschreibung