112G+7-Bit DAC-Based Transmitter in 7-nm FinFET With PAM4/6/8 Modulation

112G+7-Bit DAC-Based Transmitter in 7-nm FinFET With PAM4/6/8 Modulation

This letter describes a 56 Gbaud 7-bit DAC-based transmitter (TX) demonstrating data rates of 112, 140, and 168 Gb/s in PAM4, PAM6, and PAM8, respectively. The TX with 1.2-Vppd high-swing driver is implemented in a 7-nm FinFET process. Time domain analysis is performed to compare PAM modulation form...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE solid-state circuits letters 2022, Vol.5, p.21-24
Hauptverfasser: Chong, Euhan, Shahi, Sina N., Musa, Faisal A., Mustafa, Ahmed N., Krotnev, Peter, Madeira, Paul, Tonietto, Davide
Format: Artikel
Sprache:eng
Schlagworte:
Clocks
DAC
Detectors
Loss measurement
PAM4
PAM6
PAM8
Power efficiency
Pulse amplitude modulation
Sensitivity
SERDES
Signal to noise ratio
Time domain analysis
transmitter (TX)
Transmitters
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 24
container_issue
container_start_page 21
container_title IEEE solid-state circuits letters
container_volume 5
creator Chong, Euhan
Shahi, Sina N.
Musa, Faisal A.
Mustafa, Ahmed N.
Krotnev, Peter
Madeira, Paul
Tonietto, Davide
description This letter describes a 56 Gbaud 7-bit DAC-based transmitter (TX) demonstrating data rates of 112, 140, and 168 Gb/s in PAM4, PAM6, and PAM8, respectively. The TX with 1.2-Vppd high-swing driver is implemented in a 7-nm FinFET process. Time domain analysis is performed to compare PAM modulation formats. The power efficiency is 1.5 pJ/b (PAM4) and 1.0 pJ/b (PAM8).
doi_str_mv 10.1109/LSSC.2022.3150251
format Article
fullrecord <record><control><sourceid>proquest_RIE</sourceid><recordid>TN_cdi_ieee_primary_9708424</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>9708424</ieee_id><sourcerecordid>2631959054</sourcerecordid><originalsourceid>FETCH-LOGICAL-c293t-7bd4658d86d4ac9d2335096b5934debeda284539db7ec160e1f3460db0be4b9c3</originalsourceid><addsrcrecordid>eNpNkE1rAjEURUNpoWL9AaWbQJcl-vI5k6VOqxaUFrR0GSaTSCM6Y5Nx0X_fEaV09e7i3PvgIHRPYUgp6NFitSqGDBgbciqBSXqFekxmnGgF_PpfvkWDlLYAQDVVHPIemlPKZk8ZmYQWP48LMimTd3gdyzrtQ9v6iEONM1Lv8TTU05c1_gztF34fL8VIjXK8bNxxV7ahqe_QzabcJT-43D766PBiThZvs9divCAV07wlmXVCydzlyomy0o5xLkErKzUXzlvvSpYLybWzma-oAk83XChwFqwXVle8jx7Pu4fYfB99as22Oca6e2mY4lRLDVJ0FD1TVWxSin5jDjHsy_hjKJiTM3NyZk7OzMVZ13k4d4L3_o_XGeSCCf4LzqZjIA</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>2631959054</pqid></control><display><type>article</type><title>112G+7-Bit DAC-Based Transmitter in 7-nm FinFET With PAM4/6/8 Modulation</title><source>IEEE Electronic Library (IEL)</source><creator>Chong, Euhan ; Shahi, Sina N. ; Musa, Faisal A. ; Mustafa, Ahmed N. ; Krotnev, Peter ; Madeira, Paul ; Tonietto, Davide</creator><creatorcontrib>Chong, Euhan ; Shahi, Sina N. ; Musa, Faisal A. ; Mustafa, Ahmed N. ; Krotnev, Peter ; Madeira, Paul ; Tonietto, Davide</creatorcontrib><description>This letter describes a 56 Gbaud 7-bit DAC-based transmitter (TX) demonstrating data rates of 112, 140, and 168 Gb/s in PAM4, PAM6, and PAM8, respectively. The TX with 1.2-Vppd high-swing driver is implemented in a 7-nm FinFET process. Time domain analysis is performed to compare PAM modulation formats. The power efficiency is 1.5 pJ/b (PAM4) and 1.0 pJ/b (PAM8).</description><identifier>ISSN: 2573-9603</identifier><identifier>EISSN: 2573-9603</identifier><identifier>DOI: 10.1109/LSSC.2022.3150251</identifier><identifier>CODEN: ISCLCN</identifier><language>eng</language><publisher>Piscataway: IEEE</publisher><subject>Clocks ; DAC ; Detectors ; Loss measurement ; PAM4 ; PAM6 ; PAM8 ; Power efficiency ; Pulse amplitude modulation ; Sensitivity ; SERDES ; Signal to noise ratio ; Time domain analysis ; transmitter (TX) ; Transmitters</subject><ispartof>IEEE solid-state circuits letters, 2022, Vol.5, p.21-24</ispartof><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2022</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c293t-7bd4658d86d4ac9d2335096b5934debeda284539db7ec160e1f3460db0be4b9c3</citedby><cites>FETCH-LOGICAL-c293t-7bd4658d86d4ac9d2335096b5934debeda284539db7ec160e1f3460db0be4b9c3</cites><orcidid>0000-0001-5041-6408 ; 0000-0002-7319-143X ; 0000-0003-0434-4882</orcidid></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/9708424$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,780,784,796,4024,27923,27924,27925,54758</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/9708424$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Chong, Euhan</creatorcontrib><creatorcontrib>Shahi, Sina N.</creatorcontrib><creatorcontrib>Musa, Faisal A.</creatorcontrib><creatorcontrib>Mustafa, Ahmed N.</creatorcontrib><creatorcontrib>Krotnev, Peter</creatorcontrib><creatorcontrib>Madeira, Paul</creatorcontrib><creatorcontrib>Tonietto, Davide</creatorcontrib><title>112G+7-Bit DAC-Based Transmitter in 7-nm FinFET With PAM4/6/8 Modulation</title><title>IEEE solid-state circuits letters</title><addtitle>LSSC</addtitle><description>This letter describes a 56 Gbaud 7-bit DAC-based transmitter (TX) demonstrating data rates of 112, 140, and 168 Gb/s in PAM4, PAM6, and PAM8, respectively. The TX with 1.2-Vppd high-swing driver is implemented in a 7-nm FinFET process. Time domain analysis is performed to compare PAM modulation formats. The power efficiency is 1.5 pJ/b (PAM4) and 1.0 pJ/b (PAM8).</description><subject>Clocks</subject><subject>DAC</subject><subject>Detectors</subject><subject>Loss measurement</subject><subject>PAM4</subject><subject>PAM6</subject><subject>PAM8</subject><subject>Power efficiency</subject><subject>Pulse amplitude modulation</subject><subject>Sensitivity</subject><subject>SERDES</subject><subject>Signal to noise ratio</subject><subject>Time domain analysis</subject><subject>transmitter (TX)</subject><subject>Transmitters</subject><issn>2573-9603</issn><issn>2573-9603</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2022</creationdate><recordtype>article</recordtype><sourceid>RIE</sourceid><recordid>eNpNkE1rAjEURUNpoWL9AaWbQJcl-vI5k6VOqxaUFrR0GSaTSCM6Y5Nx0X_fEaV09e7i3PvgIHRPYUgp6NFitSqGDBgbciqBSXqFekxmnGgF_PpfvkWDlLYAQDVVHPIemlPKZk8ZmYQWP48LMimTd3gdyzrtQ9v6iEONM1Lv8TTU05c1_gztF34fL8VIjXK8bNxxV7ahqe_QzabcJT-43D766PBiThZvs9divCAV07wlmXVCydzlyomy0o5xLkErKzUXzlvvSpYLybWzma-oAk83XChwFqwXVle8jx7Pu4fYfB99as22Oca6e2mY4lRLDVJ0FD1TVWxSin5jDjHsy_hjKJiTM3NyZk7OzMVZ13k4d4L3_o_XGeSCCf4LzqZjIA</recordid><startdate>2022</startdate><enddate>2022</enddate><creator>Chong, Euhan</creator><creator>Shahi, Sina N.</creator><creator>Musa, Faisal A.</creator><creator>Mustafa, Ahmed N.</creator><creator>Krotnev, Peter</creator><creator>Madeira, Paul</creator><creator>Tonietto, Davide</creator><general>IEEE</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>97E</scope><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SP</scope><scope>8FD</scope><scope>L7M</scope><orcidid>https://orcid.org/0000-0001-5041-6408</orcidid><orcidid>https://orcid.org/0000-0002-7319-143X</orcidid><orcidid>https://orcid.org/0000-0003-0434-4882</orcidid></search><sort><creationdate>2022</creationdate><title>112G+7-Bit DAC-Based Transmitter in 7-nm FinFET With PAM4/6/8 Modulation</title><author>Chong, Euhan ; Shahi, Sina N. ; Musa, Faisal A. ; Mustafa, Ahmed N. ; Krotnev, Peter ; Madeira, Paul ; Tonietto, Davide</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c293t-7bd4658d86d4ac9d2335096b5934debeda284539db7ec160e1f3460db0be4b9c3</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2022</creationdate><topic>Clocks</topic><topic>DAC</topic><topic>Detectors</topic><topic>Loss measurement</topic><topic>PAM4</topic><topic>PAM6</topic><topic>PAM8</topic><topic>Power efficiency</topic><topic>Pulse amplitude modulation</topic><topic>Sensitivity</topic><topic>SERDES</topic><topic>Signal to noise ratio</topic><topic>Time domain analysis</topic><topic>transmitter (TX)</topic><topic>Transmitters</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Chong, Euhan</creatorcontrib><creatorcontrib>Shahi, Sina N.</creatorcontrib><creatorcontrib>Musa, Faisal A.</creatorcontrib><creatorcontrib>Mustafa, Ahmed N.</creatorcontrib><creatorcontrib>Krotnev, Peter</creatorcontrib><creatorcontrib>Madeira, Paul</creatorcontrib><creatorcontrib>Tonietto, Davide</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE Electronic Library (IEL)</collection><collection>CrossRef</collection><collection>Electronics &amp; Communications Abstracts</collection><collection>Technology Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection><jtitle>IEEE solid-state circuits letters</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Chong, Euhan</au><au>Shahi, Sina N.</au><au>Musa, Faisal A.</au><au>Mustafa, Ahmed N.</au><au>Krotnev, Peter</au><au>Madeira, Paul</au><au>Tonietto, Davide</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>112G+7-Bit DAC-Based Transmitter in 7-nm FinFET With PAM4/6/8 Modulation</atitle><jtitle>IEEE solid-state circuits letters</jtitle><stitle>LSSC</stitle><date>2022</date><risdate>2022</risdate><volume>5</volume><spage>21</spage><epage>24</epage><pages>21-24</pages><issn>2573-9603</issn><eissn>2573-9603</eissn><coden>ISCLCN</coden><abstract>This letter describes a 56 Gbaud 7-bit DAC-based transmitter (TX) demonstrating data rates of 112, 140, and 168 Gb/s in PAM4, PAM6, and PAM8, respectively. The TX with 1.2-Vppd high-swing driver is implemented in a 7-nm FinFET process. Time domain analysis is performed to compare PAM modulation formats. The power efficiency is 1.5 pJ/b (PAM4) and 1.0 pJ/b (PAM8).</abstract><cop>Piscataway</cop><pub>IEEE</pub><doi>10.1109/LSSC.2022.3150251</doi><tpages>4</tpages><orcidid>https://orcid.org/0000-0001-5041-6408</orcidid><orcidid>https://orcid.org/0000-0002-7319-143X</orcidid><orcidid>https://orcid.org/0000-0003-0434-4882</orcidid></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 2573-9603
ispartof IEEE solid-state circuits letters, 2022, Vol.5, p.21-24
issn 2573-9603
2573-9603
language eng
recordid cdi_ieee_primary_9708424
source IEEE Electronic Library (IEL)
subjects Clocks
DAC
Detectors
Loss measurement
PAM4
PAM6
PAM8
Power efficiency
Pulse amplitude modulation
Sensitivity
SERDES
Signal to noise ratio
Time domain analysis
transmitter (TX)
Transmitters
title 112G+7-Bit DAC-Based Transmitter in 7-nm FinFET With PAM4/6/8 Modulation
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-06T00%3A05%3A58IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=112G+7-Bit%20DAC-Based%20Transmitter%20in%207-nm%20FinFET%20With%20PAM4/6/8%20Modulation&rft.jtitle=IEEE%20solid-state%20circuits%20letters&rft.au=Chong,%20Euhan&rft.date=2022&rft.volume=5&rft.spage=21&rft.epage=24&rft.pages=21-24&rft.issn=2573-9603&rft.eissn=2573-9603&rft.coden=ISCLCN&rft_id=info:doi/10.1109/LSSC.2022.3150251&rft_dat=%3Cproquest_RIE%3E2631959054%3C/proquest_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=2631959054&rft_id=info:pmid/&rft_ieee_id=9708424&rfr_iscdi=true