A methodology for the design of application specific instruction set processors (ASIP) using the machine description language LISA

The development of application specific instruction set processors (ASIP) is currently the exclusive domain of the semiconductor houses and core vendors. This is due to the fact that building such an architecture is a difficult task that requires expert knowledge in different domains: application so...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:Digest of technical papers - IEEE/ACM International Conference on Computer-Aided Design 2001, p.625-630
Hauptverfasser: Hoffmann, A., Schliebusch, O., Nohl, A., Braun, G., Wahlen, O., Meyr, H.
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 630
container_issue
container_start_page 625
container_title Digest of technical papers - IEEE/ACM International Conference on Computer-Aided Design
container_volume
creator Hoffmann, A.
Schliebusch, O.
Nohl, A.
Braun, G.
Wahlen, O.
Meyr, H.
description The development of application specific instruction set processors (ASIP) is currently the exclusive domain of the semiconductor houses and core vendors. This is due to the fact that building such an architecture is a difficult task that requires expert knowledge in different domains: application software development tools, processor hardware implementation, and system integration and verification. This paper presents a retargetable framework for ASIP design which is based on machine descriptions in the LISA language. From that, software development tools can be automatically generated including HLL C-compiler, assembler, linker, simulator and debugger frontend. Moreover, synthesizable HDL code can be derived which can then be processed by standard synthesis tools. Implementation results for a low-power ASIP for DVB-T acquisition and tracking algorithms designed with the presented methodology are given.
doi_str_mv 10.1109/ICCAD.2001.968726
format Article
fullrecord <record><control><sourceid>proquest_6IE</sourceid><recordid>TN_cdi_ieee_primary_968726</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>968726</ieee_id><sourcerecordid>26828413</sourcerecordid><originalsourceid>FETCH-LOGICAL-i269t-dda0553a594f3f39489d27cf908668c580034506316940edda6af3bdce68ce4c3</originalsourceid><addsrcrecordid>eNotUMtOwzAQtHhIVKUfACefEBxSHL9iH6PyilQJpMI5Ms4mNUriECeHXvlyQsNqpZVmZkezi9BVTNZxTPR9ttmkD2tKSLzWUiVUnqBFLISKKGf8FK10osjULKE84WcTRzSNWCzoBVqF8EWm4oLIhCzQT4obGPa-8LWvDrj0PR72gAsIrmqxL7HputpZMzjf4tCBdaWz2LVh6Ec7gzDgrvcWQvB9wLfpLnu7w2NwbXW0aozdu_ZoaXvXHXdq01ajqQBvs116ic5LUwdY_c8l-nh6fN-8RNvX52yTbiNHpR6iojBECGaE5iUrmeZKFzSxpSZKSmWFIoT9XcViqTmBSS5NyT4LCxML3LIlupl9p7TfI4Qhb1ywUE9hwI8hp1JRxWM2Ca9noQOAvOtdY_pDPn-a_QJOdnET</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>26828413</pqid></control><display><type>article</type><title>A methodology for the design of application specific instruction set processors (ASIP) using the machine description language LISA</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Hoffmann, A. ; Schliebusch, O. ; Nohl, A. ; Braun, G. ; Wahlen, O. ; Meyr, H.</creator><creatorcontrib>Hoffmann, A. ; Schliebusch, O. ; Nohl, A. ; Braun, G. ; Wahlen, O. ; Meyr, H.</creatorcontrib><description>The development of application specific instruction set processors (ASIP) is currently the exclusive domain of the semiconductor houses and core vendors. This is due to the fact that building such an architecture is a difficult task that requires expert knowledge in different domains: application software development tools, processor hardware implementation, and system integration and verification. This paper presents a retargetable framework for ASIP design which is based on machine descriptions in the LISA language. From that, software development tools can be automatically generated including HLL C-compiler, assembler, linker, simulator and debugger frontend. Moreover, synthesizable HDL code can be derived which can then be processed by standard synthesis tools. Implementation results for a low-power ASIP for DVB-T acquisition and tracking algorithms designed with the presented methodology are given.</description><identifier>ISSN: 1092-3152</identifier><identifier>ISBN: 9780780372474</identifier><identifier>ISBN: 0780372476</identifier><identifier>EISSN: 1558-2434</identifier><identifier>DOI: 10.1109/ICCAD.2001.968726</identifier><language>eng</language><publisher>IEEE</publisher><subject>Application software ; Application specific processors ; Assembly ; Buildings ; Code standards ; Computer architecture ; Design methodology ; Digital video broadcasting ; Hardware design languages ; Programming</subject><ispartof>Digest of technical papers - IEEE/ACM International Conference on Computer-Aided Design, 2001, p.625-630</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/968726$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2058,4050,4051,27925,54920</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/968726$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Hoffmann, A.</creatorcontrib><creatorcontrib>Schliebusch, O.</creatorcontrib><creatorcontrib>Nohl, A.</creatorcontrib><creatorcontrib>Braun, G.</creatorcontrib><creatorcontrib>Wahlen, O.</creatorcontrib><creatorcontrib>Meyr, H.</creatorcontrib><title>A methodology for the design of application specific instruction set processors (ASIP) using the machine description language LISA</title><title>Digest of technical papers - IEEE/ACM International Conference on Computer-Aided Design</title><addtitle>ICCAD</addtitle><description>The development of application specific instruction set processors (ASIP) is currently the exclusive domain of the semiconductor houses and core vendors. This is due to the fact that building such an architecture is a difficult task that requires expert knowledge in different domains: application software development tools, processor hardware implementation, and system integration and verification. This paper presents a retargetable framework for ASIP design which is based on machine descriptions in the LISA language. From that, software development tools can be automatically generated including HLL C-compiler, assembler, linker, simulator and debugger frontend. Moreover, synthesizable HDL code can be derived which can then be processed by standard synthesis tools. Implementation results for a low-power ASIP for DVB-T acquisition and tracking algorithms designed with the presented methodology are given.</description><subject>Application software</subject><subject>Application specific processors</subject><subject>Assembly</subject><subject>Buildings</subject><subject>Code standards</subject><subject>Computer architecture</subject><subject>Design methodology</subject><subject>Digital video broadcasting</subject><subject>Hardware design languages</subject><subject>Programming</subject><issn>1092-3152</issn><issn>1558-2434</issn><isbn>9780780372474</isbn><isbn>0780372476</isbn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2001</creationdate><recordtype>article</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNotUMtOwzAQtHhIVKUfACefEBxSHL9iH6PyilQJpMI5Ms4mNUriECeHXvlyQsNqpZVmZkezi9BVTNZxTPR9ttmkD2tKSLzWUiVUnqBFLISKKGf8FK10osjULKE84WcTRzSNWCzoBVqF8EWm4oLIhCzQT4obGPa-8LWvDrj0PR72gAsIrmqxL7HputpZMzjf4tCBdaWz2LVh6Ec7gzDgrvcWQvB9wLfpLnu7w2NwbXW0aozdu_ZoaXvXHXdq01ajqQBvs116ic5LUwdY_c8l-nh6fN-8RNvX52yTbiNHpR6iojBECGaE5iUrmeZKFzSxpSZKSmWFIoT9XcViqTmBSS5NyT4LCxML3LIlupl9p7TfI4Qhb1ywUE9hwI8hp1JRxWM2Ca9noQOAvOtdY_pDPn-a_QJOdnET</recordid><startdate>2001</startdate><enddate>2001</enddate><creator>Hoffmann, A.</creator><creator>Schliebusch, O.</creator><creator>Nohl, A.</creator><creator>Braun, G.</creator><creator>Wahlen, O.</creator><creator>Meyr, H.</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope><scope>7SC</scope><scope>8FD</scope><scope>JQ2</scope><scope>L7M</scope><scope>L~C</scope><scope>L~D</scope></search><sort><creationdate>2001</creationdate><title>A methodology for the design of application specific instruction set processors (ASIP) using the machine description language LISA</title><author>Hoffmann, A. ; Schliebusch, O. ; Nohl, A. ; Braun, G. ; Wahlen, O. ; Meyr, H.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i269t-dda0553a594f3f39489d27cf908668c580034506316940edda6af3bdce68ce4c3</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2001</creationdate><topic>Application software</topic><topic>Application specific processors</topic><topic>Assembly</topic><topic>Buildings</topic><topic>Code standards</topic><topic>Computer architecture</topic><topic>Design methodology</topic><topic>Digital video broadcasting</topic><topic>Hardware design languages</topic><topic>Programming</topic><toplevel>online_resources</toplevel><creatorcontrib>Hoffmann, A.</creatorcontrib><creatorcontrib>Schliebusch, O.</creatorcontrib><creatorcontrib>Nohl, A.</creatorcontrib><creatorcontrib>Braun, G.</creatorcontrib><creatorcontrib>Wahlen, O.</creatorcontrib><creatorcontrib>Meyr, H.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection><collection>Computer and Information Systems Abstracts</collection><collection>Technology Research Database</collection><collection>ProQuest Computer Science Collection</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Computer and Information Systems Abstracts – Academic</collection><collection>Computer and Information Systems Abstracts Professional</collection><jtitle>Digest of technical papers - IEEE/ACM International Conference on Computer-Aided Design</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Hoffmann, A.</au><au>Schliebusch, O.</au><au>Nohl, A.</au><au>Braun, G.</au><au>Wahlen, O.</au><au>Meyr, H.</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>A methodology for the design of application specific instruction set processors (ASIP) using the machine description language LISA</atitle><jtitle>Digest of technical papers - IEEE/ACM International Conference on Computer-Aided Design</jtitle><stitle>ICCAD</stitle><date>2001</date><risdate>2001</risdate><spage>625</spage><epage>630</epage><pages>625-630</pages><issn>1092-3152</issn><eissn>1558-2434</eissn><isbn>9780780372474</isbn><isbn>0780372476</isbn><abstract>The development of application specific instruction set processors (ASIP) is currently the exclusive domain of the semiconductor houses and core vendors. This is due to the fact that building such an architecture is a difficult task that requires expert knowledge in different domains: application software development tools, processor hardware implementation, and system integration and verification. This paper presents a retargetable framework for ASIP design which is based on machine descriptions in the LISA language. From that, software development tools can be automatically generated including HLL C-compiler, assembler, linker, simulator and debugger frontend. Moreover, synthesizable HDL code can be derived which can then be processed by standard synthesis tools. Implementation results for a low-power ASIP for DVB-T acquisition and tracking algorithms designed with the presented methodology are given.</abstract><pub>IEEE</pub><doi>10.1109/ICCAD.2001.968726</doi><tpages>6</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 1092-3152
ispartof Digest of technical papers - IEEE/ACM International Conference on Computer-Aided Design, 2001, p.625-630
issn 1092-3152
1558-2434
language eng
recordid cdi_ieee_primary_968726
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Application software
Application specific processors
Assembly
Buildings
Code standards
Computer architecture
Design methodology
Digital video broadcasting
Hardware design languages
Programming
title A methodology for the design of application specific instruction set processors (ASIP) using the machine description language LISA
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-22T12%3A29%3A12IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=A%20methodology%20for%20the%20design%20of%20application%20specific%20instruction%20set%20processors%20(ASIP)%20using%20the%20machine%20description%20language%20LISA&rft.jtitle=Digest%20of%20technical%20papers%20-%20IEEE/ACM%20International%20Conference%20on%20Computer-Aided%20Design&rft.au=Hoffmann,%20A.&rft.date=2001&rft.spage=625&rft.epage=630&rft.pages=625-630&rft.issn=1092-3152&rft.eissn=1558-2434&rft.isbn=9780780372474&rft.isbn_list=0780372476&rft_id=info:doi/10.1109/ICCAD.2001.968726&rft_dat=%3Cproquest_6IE%3E26828413%3C/proquest_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=26828413&rft_id=info:pmid/&rft_ieee_id=968726&rfr_iscdi=true